open science

# Dual-Input Switched Capacitor Converter Suitable for Wide Voltage gain Range 

Gaël Pillonnet, Arnaud Andrieux, Elad Alon

## - To cite this version:

Gaël Pillonnet, Arnaud Andrieux, Elad Alon. Dual-Input Switched Capacitor Converter Suitable for Wide Voltage gain Range. IEEE Journal on Emerging and Selected Topics in Circuits and Systems, 2015, 10.1109/JETCAS.2015.2462014 . hal-01217668

HAL Id: hal-01217668

## https://hal.science/hal-01217668

Submitted on 21 Oct 2015

HAL is a multi-disciplinary open access archive for the deposit and dissemination of scientific research documents, whether they are published or not. The documents may come from teaching and research institutions in France or abroad, or from public or private research centers.

L'archive ouverte pluridisciplinaire HAL, est destinée au dépôt et à la diffusion de documents scientifiques de niveau recherche, publiés ou non, émanant des établissements d'enseignement et de recherche français ou étrangers, des laboratoires publics ou privés.

# Dual-Input Switched Capacitor Converter Suitable for Wide Voltage gain Range 

Gaël Pillonnet, Arnaud Andrieu, and Elad Alon


#### Abstract

The capacitive-based switching converter suffers from low efficiency, except for a few conversion ratios, thus limiting its use in fine dynamic voltage and frequency scaling for the power management of digital circuits. Therefore, this paper proposes a Multiple Input Single Output Switched Capacitor Converter (MISO-CSC) to provide flatness efficiency over a large voltage gain range. First, the power efficiency calculation in MISO configuration is given, and then the best ones to optimize the number of switched capacitor structures is selected. By using two power supplies, the MISO converter produces 18 ratios instead of three in SISO (Single Input Single Output) mode. Using a CMOS 65 nm technology, the transistor-based simulations exhibit an average $15 \%$ efficiency gain over a 0.5 1.4 V output voltage range compared to the SISO-CSC.


Index Terms- switched capacitor converter, multi-input converter, power efficiency optimization, fully integrated voltage regulator, dynamic voltage and frequency scaling.

## I. Introduction

OVER (IN) the last decade, electrical portable devices such as the mobile phone have transformed from having a simple display and basic capability into complex computers. The run time of these portable devices is increasingly difficult to maintain as they become more feature-rich. Today, the relative stability of energy storage requires an efficient control of battery power. Furthermore, with the move to parallelism and heterogeneity, there is a clear need to support multiple independent supply voltages on the same digital IC [1]. However, at the present time, it is not feasible to support the number of required supplies in a tiny PCB with a large number of external power converters and their associated passive components [2].

Power management has also been moving away from external power modules towards on-chip or in-package solutions [2]. While the inductive switching converter (ISC) is currently the most popular solution for board-level power management, previous studies have predicted that this topology is no longer suitable for on-chip power management [3]. The significant potential of the switched-capacitor

[^0]converter is largely addressed in the literature for a fullyintegrated supply [4]. Recent work proved that the capacitorbased converter achieves high efficiency in a small die area [5-7, 9]. However, the optimal efficiency is only reached for some given conversion ratios. The converter acts as a lowefficiency linear regulator outside these ratios. Considering an ideal switch, Figure 1 shows the theoretical efficiency achieved by the ISC and the Switching Capacitor Converter (CSC) in a $2: 1$ configuration over the conversion range (defined by output to input voltage ratio $\mathrm{V}_{\text {out }} / \mathrm{V}_{\text {in }}$ ). The CSC suffers from a fundamental efficiency limit outside its own ratio ( $1 / 2$ in this example). On the other hand, the ISC maintains an ideal efficiency. Conversion ratio control is done by modulating the switching frequency in the CSC, duty cycle in ISC.


Fig. 1. Theoretical efficiency limit vs conversion ratio $\left(\mathrm{V}_{\text {in }} / \mathrm{V}_{\text {out }}\right)$ for step-down Inductive (ISC) and Capacitive (CSC) Switching Converters.

A wide range of conversion ratio is needed in some applications such as the processor supply in a battery-powered application [5, 8]. In fact, the input converter voltage largely varies depending on the battery status and power consumption of the surrounding circuits. Dynamic voltage scaling in digital circuits also requires a wide converter output voltage range. A converter producing a large ratio range is therefore required but the optimal efficiency of a CSC is rarely achieved [2].

To address the above limitation, some papers propose reconfigurable topologies [3, 12] or double outputs [11] to optimize efficiency for multiple conversion ratios. However, the converter still acts outside the few added ratios proposed in the literature in most applications [5]. Another solution is to design a hybrid structure using switched capacitor connected in series to a magnetic converter [15]. The authors of [16] obtained a better efficiency over a wider range even though the inductor was less constrained than in a classical pure inductive converter; its integration on chip in hybrid architecture would still be challenging for some applications.

This paper presents a novel topology to overcome the efficiency limitation in the pure capacitive-based converter. The authors propose powering the converter by multi-power supplies, i.e. Multi-Input Single-Output CSCs (MISO-CSCs) as shown in Figure 2. Despite the extra input rails, i.e. potentially leading to additional external converters, this paper quantifies the efficiency gain by using two inputs instead of one. We then propose an alternative approach to improve the efficiency in the fully-integrated power converter by moving the constraint to the less challenging external DC-DC converter. A MISO has already been proposed in [17] but concerns the ISC, not the capacitive one. A MIMO has been introduced in [18] but its use and constraints are far from the focus of this paper.


Fig. 2. SISO-CSC and MISO-CSC architecture.
Section 2 introduces the additional capabilities of the multipowered converter with series-parallel connection of multiflying capacitors. Based on a previous study [14], Section 3 describes the method to calculate power efficiency in the MISO-CSC. Section 4 selects the relevant ratios to propose the simplest reconfigurable topology based on two power supplies. Based on transistor-level simulation, the authors compare the efficiency of the single- and multi-powered ondie converters to provide a larger conversion ratio range in the context of the granular power supply. Lastly, the authors discuss the global power distribution strategy using an MISOCSC including the extra external converter to provide the additional input voltage.

## II. Single- and Multi- Input CSC

## A. SISO limitation to generate constant efficiency

When the switching converter is powered by one power supply (SISO), the number of efficient conversion ratios is limited. Figure 3 shows all possible converter connections with one flying capacitor and two phases $\left(\phi_{1,2}\right)$. The upper and lower terminals can be connected to the input voltage $\mathrm{V}_{\text {in }}$, output voltage $\mathrm{V}_{\text {out }}$ or ground. At each phase, there are 9 connection possibilities for the flying capacitor. Thus, there are 81 different configurations ( 9 times 9) with two-phase converter operation (capacitor connected to two voltages in the first phase followed by another phase connected to two other voltages). Each possibility generates a maximal efficiency at a specific conversion ratio (defined by $\left.\alpha=V_{\text {out }} / V_{\text {in }}\right)$.

The following example presents how to calculate the $1 / 2$ ratio configuration considering ideal switches, steady-state condition, no load and constant output voltage. In this configuration, the upper terminal is connected to $\mathrm{V}_{\text {in }}$ in $\phi_{1}$ and
$\mathrm{V}_{\text {out }}$ in $\phi_{2}$. The lower terminal is connected to Vout in $\phi_{1}$ and ground in $\phi_{2}$. The input and output energies $\left(\mathrm{E}_{\mathrm{in}, \mathrm{i}}, \mathrm{E}_{\text {out }, \mathrm{i}}\right)$ in phase i provided during one period (two phases) are equal to:
$E_{\text {in }}=E_{i n, \mathrm{\Phi} 1}=\Delta Q V_{i n}$
$E_{\text {in }}=E_{i n, \Phi 1}+E_{i n, \Phi 2}=\Delta Q V_{\text {out }}+\Delta Q V_{\text {out }}$
where $\Delta \mathrm{Q}=\mathrm{Q}_{1}-\mathrm{Q}_{2}, \mathrm{Q}_{\mathrm{i}}$ is the flying capacitor charge during the $i^{\text {th }}$ phase, and $E_{x, i}$ is the energy given or received during the $i^{\text {th }}$ phase.


Fig. 3. Possible connections for the flying capacitor in SISO-CSC.
To obtain $100 \%$ efficiency, the input energy must be equal to the output energy. In this example, the conversion ratio is fixed at $1 / 2$ :

$$
\begin{equation*}
\eta=1 \longrightarrow E_{i n}=E_{o u t} \longrightarrow V_{o u t}=\frac{V_{i n}}{2} \tag{2}
\end{equation*}
$$

By using the same method for each of the 81 possible configurations, only 4 ratios with ideal power efficiency, $\alpha$, can be obtained:

$$
\begin{equation*}
\alpha=\left\{-1 ; \frac{1}{2} ; 1 ; 2\right\} \tag{3}
\end{equation*}
$$

Therefore, the switching converter with one flying capacitor has only one optimal ratio in "step down" condition ( $0<\alpha<1$ ). Outside this ratio, the CSC acts as a linear regulator leading to low efficiency.

## B. Series-parallel connection to add more ratios

To increase the number of optimal conversion ratios, previous work [5-7] proposes to partition the flying capacitor into multi-standard cells. Figure 4 shows the case with two equivalent cells. Now, there are $2 \times 81$ different configurations for two phases:

- 81 with $\mathrm{C}_{\text {fly }}$ in $\phi_{1}$ and $\mathrm{C}_{\text {fly }}$ in $\phi_{2}$ (as one flying capacitor)
- 81 with $\mathrm{C}_{\text {fly }}$ in $\phi_{1}$ and $\mathrm{C}_{\text {fly }} / 2$ in $\phi_{2}$ (or inversely)

For example, the $2 / 3$ configuration has the same flying capacitor terminal connection as the $1 / 2$ configuration, but the equivalent capacitor value is $\mathrm{C}_{\text {fly }}$ in $\phi_{1}$ and $\mathrm{C}_{\text {fly }} / 2$ in $\phi_{2}$. The lower terminal is connected to $\mathrm{V}_{\text {out }}$ in $\phi_{1}$ and ground in $\phi_{2}$. The energy can be expressed as:

$$
\left.\begin{array}{l}
E_{\text {in }}=\left(\Delta Q_{1}+\Delta Q_{2}\right) V_{\text {in }}  \tag{4}\\
E_{\text {out }}=\left(\Delta Q_{1}+\Delta Q_{2}\right) V_{\text {out }}+\Delta Q_{1} V_{\text {out }}
\end{array}\right\rangle \quad \Delta Q_{1}=\Delta Q_{2}
$$

where $\Delta \mathrm{Q}_{\mathrm{n}}=\mathrm{Q}_{\mathrm{n}, 1}-\mathrm{Q}_{\mathrm{n}, 2}$ and $\mathrm{Q}_{\mathrm{n}, \mathrm{i}}$ is the charge of the $\mathrm{n}^{\text {th }}$ flying capacitor in the $i^{\text {th }}$ phase.


Fig. 4. $2^{4}$ possible configurations for two flying capacitors in SISO-CSC.
This configuration allows generation of a $2 / 3$ conversion ratio without charging loss:

$$
\begin{equation*}
\eta=1 \longrightarrow E_{\text {in }}=E_{\text {out }} \longrightarrow V_{\text {out }}=\frac{2}{3} V_{\text {in }} \tag{5}
\end{equation*}
$$

Using the same method, the generated ratios of the 162 possible configurations are as follows:
$\alpha=\left\{-2 ;-1 ;-\frac{2}{3} ;-\frac{1}{2} ;-\frac{1}{3} ; \frac{1}{3} ; \frac{1}{2} ; \frac{2}{3} ; 1 ; \frac{3}{2} ; 2 ; 3\right\}$
Flying capacitor partitioning is therefore a relevant technique to increase the number of optimal ratios in "step down" condition. Now, there are 3 ratios $\{1 / 3 ; 1 / 2 ; 2 / 3\}$ compared to one with one flying capacitor $\{1 / 2\}$. However, this is not sufficient to obtain high efficiency over a wide conversion ratio range.

The partitioning technique could be used with more than two flying capacitors. Table 1 summarizes the number of optimal conversions obtained with 1,2 and 3 cells. Increasing the cell number improves the overall efficiency but the constraints on the switches increase (voltage drive, bulk connection, on/off driving). The multiple cell technique (more than 2 cells) could thus be difficult to implement [6].

TABLE I
NUMBER OF OPTIMAL RATIOS USING THE PARTITIONING TECHNIQUE (1 INPUT)

| \# flying <br> cell | \# optimal ratios <br> (where $\eta=1$ ) | \# optimal ratios <br> in step-down conversion $(0<\alpha<1)$ |
| :---: | :---: | :---: |
| 1 | 4 | 1 |
| 2 | 7 | 3 |
| 3 | 16 | 7 |

## C. MISO associated with series-parallel connection

By adding more input power supplies, the lower and upper terminals of the flying capacitor could be connected to other voltages at each phase. Then, the number of configurations would be increased to generate optimal conversion ratios. For example, Figure 5 shows the potential connection with N power supplies $\left\{\mathrm{V}_{\mathrm{in}}, \mathrm{V}_{\mathrm{in} 2}, \ldots, \mathrm{~V}_{\mathrm{in}}\right\}$ and one flying capacitor $\mathrm{C}_{\text {fly }}$. Here, there are $(\mathrm{N}+2)^{2}$ possibilities to connect the flying capacitor at each phase. The topology leads to $(\mathrm{N}+2)^{4}$ configurations in two phases. This method extends the number of possibilities more than by adding one more flying capacitor.


Fig. 5. $(\mathrm{N}+2)^{4}$ possible configurations for MISO-CSC.
Table 2 summarizes the number of maximal optimal ratios in step-down configurations $(0<\alpha<1)$ by using two or three power supplies. The results are extracted by following the method described in Section II.A. We observe that the number of optimal step-down ratios depends on the values of the input power supplies.

TABLE II
NUMBER OF OPTIMAL STEP-DOWN RATIOS USING THE MULTI-POWERED TECHNIQUE

| \# input <br> power supply | \# maximal <br> optimal ratio <br> with 1 flying cap. | \# maximal <br> optimal ratio <br> with 2 flying cap. |
| :---: | :---: | :---: |
| 1 | 1 | 3 |
| 2 | 6 | 18 |
| 3 | 17 | 27 |

The number of optimal ratios dramatically increases with the number of input power supplies, potentially leading to more constant power efficiency over conversion ratio. Adding only one input leads to 15 more ratios. In the following section, we chose to study the dual input CSC by considering the added ratio benefit versus the extra converter needed to generate inputs.

## III. Power Efficiency of Multi-Powered CSC

As in the capacitor partitioning technique (Section II.C), the extra generated ratios do not have the same efficiency to transfer the energy from the inputs to the output. This section therefore introduces a general expression of power efficiency for multi-powered CSCs.
Previous work [14] studied the loss mechanism in the CSC in detail. Here, the same analysis is used but is extended to N inputs.

## A. Method to model losses in a capacitive-based converter

Seeman [14] developed a method to fully determine the steady-state performance of CSCs using only three parameters: $\mathrm{M}_{\mathrm{sw}}, \mathrm{M}_{\text {cap }}, \mathrm{M}_{\text {bot }}$. These correspond to the conduction loss $\mathrm{P}_{\text {cond }}$, energy transfer loss $\mathrm{P}_{\text {cfly }}$, and bottom plate loss $P_{\text {bott }}$, respectively. From [14], the total power loss can be expressed as:

$$
\begin{align*}
& P_{\text {losses }}=P_{\text {cond }}+P_{c f f y}+P_{\text {bott }}+P_{s w} \\
& =M_{s w} \frac{\lambda_{r}}{W} I_{o}^{2}+\frac{1}{M_{\text {cap }}} \frac{I_{o}^{2}}{C_{f l y} f_{s w}}+M_{\text {bott }} \theta C_{f y} f_{s w}+\lambda_{c} W f_{s w} V_{s w}^{2} \tag{7}
\end{align*}
$$

where $\mathrm{P}_{\mathrm{sw}}$ is the switching loss, $\mathrm{C}_{\text {fly }}$ the total flying capacitor value, W the total width of the switches, $\lambda_{\mathrm{r}}$ the on-state resistance density measured in $\Omega \cdot \mathrm{m}, \lambda_{\mathrm{c}}$ the gate capacitance density $[\mathrm{F} / \mathrm{m}], \mathrm{I}_{\mathrm{o}}$ the output current, $\theta$ the bottom to flying
capacitor ratio, $\mathrm{f}_{\text {sw }}$ the switching frequency, and $\mathrm{V}_{\mathrm{sw}}$ the voltage swing to drive the switch gates.

The power efficiency is given by:

$$
\begin{equation*}
\eta=\frac{P_{o}}{P_{o}+P_{\text {losses }}}=f\left(W, f_{s w}, C_{c f l y}\right) \tag{8}
\end{equation*}
$$

where $P_{o}=V_{o} \cdot I_{0}$.
The efficiency could be maximized by varying the three design freedom parameters $\left\{W, \mathrm{f}_{\text {sw }}, \mathrm{C}_{\text {fly }}\right\}$. The other parameters $\left\{\lambda_{i}, \theta\right\}$ and $\left\{\mathrm{M}_{\mathrm{i}}\right\}$ only depend on silicon technology and configuration, respectively. In area-driven optimization, $\mathrm{C}_{\text {fly }}$ is maximized to obtain the highest efficiency.

The authors of [12] proved that the efficiency at high power density is directly linked to $\mathrm{M}_{\mathrm{sw}} / \mathrm{M}_{\text {cap }}$ and is equal to (i.e. SSL hypothesis [14]):

$$
\begin{equation*}
\frac{P_{\text {losses }}}{P_{o}}=3 \sqrt[3]{\frac{M_{s w}}{M_{c a p}} \sqrt[3]{\sqrt[V_{s w}^{2}]{V_{o}^{2}} \frac{\lambda_{r} \lambda_{c}}{R_{o} C_{f l y}}} \text {, }} \tag{9}
\end{equation*}
$$

where $R_{0}$ is the load resistor.
So, if a configuration exhibits a low $\mathrm{M}_{\text {sw }}$ and a high $\mathrm{M}_{\text {cap }}$, its efficiency will be suitable for highly efficient conversion.

## B. Calculation example for one configuration

Figure 6 shows one particular configuration generated by using two input power supplies and two flying capacitors.


Fig. 6. $(2+\beta) / 3$ configuration with two inputs and two flying capacitors in MISO-CSC.

In steady-state, the conversion ratio is given by:

$$
\begin{equation*}
\alpha=\frac{V_{o}}{V_{i}}=\frac{2+\beta}{3} \tag{10}
\end{equation*}
$$

where $\beta=\mathrm{V}_{\text {in }} / V_{\text {in } 2}$
Using Seeman's method, the three parameters can be calculated as follows:

$$
\begin{gather*}
M_{s w}=2 \times\left(\sum a_{r, i}\right)^{2}=2 \times\left(3 \times \frac{2}{3}+4 \times \frac{1}{3}\right)^{2}  \tag{11}\\
M_{c a p}=\frac{1}{\left(\sum a_{c, i}\right)^{2}}=\frac{1}{\left(2 \times \frac{1}{3}\right)^{2}}  \tag{12}\\
M_{b o t t}=\frac{5}{2} \frac{(\beta-1)^{2}}{2+\beta} \tag{13}
\end{gather*}
$$

where $a_{x, y}$ follows the notation presented in [14].

## C. Results for all step-down conversion ratios

The appendix gives the three parameters for all configurations which generate a step-down conversion ratio ( $0<\alpha<1$ ) for any $\beta$.

The $1 / 2$ and similar $(\beta / 2,(1+\beta) / 2)$ ratios are the most efficient (low $\mathrm{M}_{\mathrm{sw}}$, high $\mathrm{M}_{\text {cap }}$ ). The extra ratios generated by positive combination of the two inputs have parameters similar to those of the mono-powered converter. It would therefore be the best candidate to generate efficient ratios. Moreover, the input combination with a minus operator (e.g. $1-\beta$ ) achieves high $\mathrm{M}_{\mathrm{sw}}$ (high conduction loss) potentially leading to low efficiency conversion.

## IV. Two Input CSC

The analysis above gives the analytical equations to calculate and optimize the power efficiency at each ratio. In this section, the optimal design parameters $\left\{\mathrm{W}_{\text {sw }}, \mathrm{f}_{\mathrm{sw}}\right\}$ are given for a particular application: fully integrated DC-DC converter supplying a processor on the same die. The parameter $\mathrm{C}_{\text {fly }}$ is maximized as it is an area-driven optimization [12].

## A. Converter specification

The converter specification is given by:

- Technology: CMOS 65 nm processor from STM is chosen to fully integrate the converters in standard technology.
- Die-size: $5 \mathrm{~mm}^{2}$ die area for the flying capacitors..
- Input/output characteristics: the input supply voltages are set to 1.8 V and $\beta \times 1.8 \mathrm{~V}$. The input power supplies are generated by external power supplies. We consider that their efficiencies are the same as an external converter powered by SISO topology. The output is ideally bypassed to limit its ripple to $5 \%$.
- Load: the converters are connected to a load modeling the power consumption of a processor (about 1W@1V). The VI relationship is approximately: $\mathrm{I}_{0}=\mathrm{V}_{\mathrm{o}}{ }^{2}+0.2 \cdot \mathrm{~V}_{\mathrm{o}}-0.1$.
- Switching cell design: the switches are MOSFETtype transistors with thick oxide $\left(\mathrm{V}_{\mathrm{sw}}=1.8 \mathrm{~V}\right)$. The double oxide option is used in order to have 2.5 V breakdown voltage transistors ( $\lambda_{\mathrm{r}}=1.3 \Omega \cdot \mu \mathrm{~m}, \lambda_{\mathrm{c}}=2 \mathrm{fF} / \mu \mathrm{m}$ ). The dead time effect is also included in the simulation results. A 10 interleave structure [12] is also used to decrease the output ripple.
- Capacitor integration: the polysilicon and metal capacitors are stacked to achieve the highest capacitance density ( $15 \mathrm{fF} / \mathrm{\mu m}^{2}$ ) in the considered technological node. The MIM option is not used. The $\mathrm{C}_{\text {fly }}$ value is 66 nF and the bottom plate capacitor ratio $\theta$ is equal to $2 \%$.


## B. The optimal second power supply value

The number of extra ratios generated by adding a second input varies with the $\beta$ ratio. Figure 7 shows the ratio number in step-down for each $\beta$ ( $\alpha=0$ and 1 excluded). For example, there are potentially 18 different ratios at $\beta=0.7$ leading to more constant efficiency over the conversion ratio $\alpha$.


Fig. 7. Ratio number generated by two flying cells and two inputs $\left\{\mathrm{V}_{\mathrm{in}}, \mathrm{V}_{\mathrm{in} 2}\right\}$.
The Seeman method is used to find the couple $\left\{\mathrm{W}_{\mathrm{sw}}, \mathrm{f}_{\mathrm{sw}}\right\}$ for maximizing the power efficiency at each ratio and each $\beta$ in area-driven optimization. Then, transistor-level simulations are done to refine these optimal points.

Figure 8 shows the minimal and average efficiency gain (compared to one input) over 0.5 to 1.4 V output voltage range when the second input $\beta \times V_{\text {in }}$ varies. The $V_{\text {in } 2}$ value has to be carefully chosen to maximize the MISO gain. Although the 0.6 value does not maximize the total ratio number (Fig. 7), it maximizes the minimal and average efficiencies over the output range. The efficiency is increased by about $10 \%$ in the $\beta$ range of 0.4 to 0.8 compared to SISO (equivalent to $\beta=1$ in Fig. 8).


Fig. 8. Minimal and average efficiency gain on the $[0.5,1.4]$ output voltage range using a second power supply $\left(\mathrm{V}_{\mathrm{in} 2}=\beta \mathrm{V}_{\text {in }}\right)$. Analytical model-based simulation.

## C. Selecting the most efficient configurations

The previous results led us to select the value of the second supply to achieve the best efficiency. The model presented above can also help to select the relevant configuration at a fixed $\beta$. Figure 9 shows the efficiency $v$. the output voltage generated by $\beta=0.6$. As we have already partially highlighted in the Appendix, some configurations, e.g. 1- $\beta$, achieve a low efficiency even at their optimal conversion ratio. In addition, some extra ratios generated by the second inputs still do not help to keep the efficiency more constant compared to the single-powered converter. In fact, most of the 14 configurations are not efficient. Only the most efficient configurations are selected (the dashed line in Fig. 9) to optimize the number of added switches in the proposed MISO implementation (6 ratios). The red squares represent the peak efficiency given by SISO at the $\{1 / 3 ; 1 / 2 ; 2 / 3\}$ ratios. The $100 \%$ efficiency peak at 1.08 V on the dashed line is a $1: 1$ ratio obtained by the second input $\mathrm{V}_{\mathrm{in} 2}(0.6 \times 1.8 \mathrm{~V})$.


Fig. 9. Efficiency for all configurations (solid line) and best configuration (dashed line) with $\beta=0.6$. Analytical model-based simulation.

## D. MISO converter transistor-level design

As the configuration number increases compared to SISO, the switching cell structure is more complicated in MISO. Figure 10 highlights the extra switches required (in gray) compared to SISO (in black). The switches are P- or N-type MOSFETs to obtain the best on-state driving. Therefore, the gate-drain over-voltage is maximized in order to minimize onstate resistance $\left(\lambda_{\mathrm{R}} \mathrm{W}_{\text {si }}\right)$. In this structure, 1.8 V voltage rating transistors are used allowing $0 / 1.8 \mathrm{~V}$ gate voltage swing. The 18 drivers $\mathrm{D}_{\text {si }}$ powered by the 1.8 V input voltage provide $\mathrm{s}_{\mathrm{ij}}$ signal to drive the switch gates. The ratio select bloc has 3 digital inputs to select one of the 6 possible ratios. The switches connected to $\mathrm{V}_{\text {out }}$ are both types and connected in parallel due to the high output voltage dynamic (from 0.5 to 1.4 V ). When $\mathrm{V}_{\text {out }}$ value is below $\mathrm{V}_{\text {in }} / 2$, P-type transistors for S2/4/7/9 are chosen. Even if both transistor types are not used at the same time, these four inactive switches do not decrease the overall power efficiency. The switch activation for the selected configurations in subsection IV.C is given in Table III to generate the five more-efficient ratios $\{\beta / 2 ; 2 \beta / 3 ;(1+2 \beta) / 3$; $(1+\beta) / 2\}$.

TABLE III Switch Configuration

|  | $\beta / 2$ |  | 2阝/3 |  | $(1+2 \beta) / 3$ |  | $(1+\beta) / 2$ |  | $(2+\beta) / 3$ |  | $\begin{gathered} \mathbf{W}_{\mathrm{si}} \\ (\mathrm{~mm}) \end{gathered}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Ф | 1 | 2 | 1 | 2 | 1 | 2 | 1 | 2 | 1 | 2 |  |
| $\mathbf{S}_{11}$ |  |  |  |  | x |  | x |  |  | x | 18 |
| $\mathrm{S}_{12}$ | x |  | x |  |  |  |  |  |  |  | 6 |
| $\mathbf{S}_{2, \mathrm{~N} / \mathrm{P}}$ |  | x(P) |  | $\mathrm{x}(\mathrm{N})$ |  | $\mathrm{x}_{(\mathrm{P})}$ |  | x(P) | x(P) |  | 5/25 |
| $\mathrm{S}_{32}$ |  |  |  |  |  | x |  | x |  |  | 40 |
| $\mathbf{S}_{30}$ |  | x |  |  |  |  |  |  |  |  | 1 |
| $\mathbf{S}_{4, \mathrm{~N} / \mathbf{P}}$ | $\mathrm{x}(\mathrm{P})$ |  | $\mathrm{x}(\mathrm{N})$ |  |  |  | $\mathrm{x}(\mathrm{P})$ |  |  | x(P) | 5/25 |
| $\mathbf{S}_{5, \mathrm{~N} / \mathrm{P}}$ |  |  |  | $\mathrm{x}(\mathrm{N})$ | x(P) |  |  |  | (P) |  | 1/32 |
| $\mathrm{S}_{61}$ |  |  |  |  |  |  | x |  |  | x | 18 |
| $\mathrm{S}_{62}$ | x |  | x |  |  |  |  |  |  |  | 6 |
| $\mathbf{S}_{7, \mathrm{~N} / \mathbf{P}}$ |  | X(P) |  |  |  | ${ }^{\mathrm{x}(\mathrm{P})}$ |  | X(P) |  |  | 5/25 |
| $\mathrm{S}_{82}$ |  |  |  |  |  | x |  | x | x |  | 40 |
| $\mathrm{S}_{80}$ |  | x |  | x |  |  |  |  |  |  | 1 |
| $\mathbf{S}_{9, \mathrm{~N} / \mathbf{P}}$ | x(P) |  | $\mathrm{x}(\mathrm{N})$ |  | x(P) |  | $\mathrm{x}(\mathrm{P})$ |  |  | x(P) | 5/25 |



Fig. 10. Schematic of the SISO-CSC (in black) and the additional switches for MISO-CSC (in gray).

## E. MISO design in CMOS 65 nm technology

The proposed MISO architecture has been designed and simulated at transistor-level using a CMOS 65 nm design-kit and Eldo simulator. We consider that the second external converter has the same efficiency as the primary one which provides all power to the SISO converter, and that the efficiencies of the external converters do not act for the SISO and MISO comparison.

TABLE IV

| Optimal Values of W and $\mathrm{F}_{\text {SW }}\left(\mathrm{C}_{\mathrm{FLY}}=66 \mathrm{NF}\right)$ |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Ratio | $\begin{gathered} \mathrm{W} \\ (\mathrm{~mm}) \end{gathered}$ | $\begin{gathered} \mathrm{F}_{\text {sw }} \\ (\mathrm{MHz}) \end{gathered}$ | $\eta_{\text {max }}$ (\%) | $\mathrm{V}_{\mathrm{o}, \text { opt }}$ <br> (V) | $\begin{gathered} \hline \hline \mathrm{P}_{\text {out }} @ \mathrm{~V}_{\mathrm{o}, \text { opt }} \\ (\mathrm{mW}) \end{gathered}$ |
| $3 / 10 \Leftrightarrow \beta / 2$ | 60 | 2 | 86 | 0.50 | 20 |
| $2 / 5 \Leftrightarrow 2 \beta / 3$ | 190 | 5 | 84 | 0.65 | 120 |
| 1/2 | 270 | 4 | 85 | 0.82 | 320 |
| $11 / 15 \Leftrightarrow(1+2 \beta) / 3$ | 2010 | 180 | 90 | 1.22 | 1400 |
| $4 / 5 \Leftrightarrow(1+\beta) / 2$ | 2170 | 155 | 93 | 1.36 | 2000 |
| $13 / 15 \Leftrightarrow(2+\beta) / 3$ | 1640 | 190 | 90 | 1.42 | 2300 |

Table 4 summarizes the design freedom parameters $\left\{\mathrm{W}, \mathrm{f}_{\mathrm{sw}}, \mathrm{C}_{\text {fly }}\right\}$ chosen to maximize the power efficiency over the wide output voltage range ( 0.5 to 1.4 V ) at each ratio selected previously. The peak efficiency $\eta_{\max }$ is given at the optimal output voltage $\mathrm{V}_{\mathrm{o}, \mathrm{opt}}$. $\mathrm{P}_{\text {out }}$ is the output power delivered by CSC at $\mathrm{V}_{\mathrm{o}, \mathrm{opt}}$. The total width of the switches W depends on the ratio as the output power is a function of the voltage (defined in IV.A). These values are found using equations (7) and (8). Some transient simulations at transistor-level are also performed to refine the optimal point $\left\{\mathrm{W}, \mathrm{f}_{\text {sw }}, \mathrm{C}_{\text {fly }}\right\}$. The width for each switch $\mathrm{W}_{\mathrm{si}}$ is detailed in the last column of Table 3. The length of the switches is equal to the minimal value of the technology (here $0.25 \mu \mathrm{~m}$ for 2.5 V rating transistor) for
minimizing $\lambda_{\mathrm{R}} \lambda_{\mathrm{C}}$ product. Then, each $\mathrm{W}_{\mathrm{Si}}$ is divided into three sizes $\left(0.6 \times \mathrm{W}_{\text {si }}, \quad 0.3 \times \mathrm{W}_{\text {si }}, \quad 0.1 \times \mathrm{W}_{\text {si }}\right)$ to modulate the on-state resistance. This variable switch width technique maximizes the efficiency at each ratio. The total switch area is equal to $0.8 \mathrm{~mm}^{2}$.

Figure 11 gives the efficiency curve against conversion ratio to compare the SISO and MISO ( $\beta=0.6$ ) converters. By using multiple configurations, the converter maintains a more constant efficiency for any conversion ratio. These results prove the capability of MISO CSCs to provide a more constant efficiency over a large range of conversion ratio. The minimal and average efficiencies of MISO are increased by $15 \%$ and $12 \%$, respectively, over the $0.5-1.4 \mathrm{~V}$ output voltage range compared to the SISO under the same constraint. Therefore, the proposed structure could help to achieve efficient Dynamic Voltage and Frequency Scaling (DVFS) in a multi-core processor.


Fig. 11. Efficiency over output voltage using SISO (dashed line) and MISO switched capacitor converter $(\beta=0.6)$. Transistor-based simulation in CMOS 65 nm technology.

## V. MISO Converter in a Power Tree

This paper highlights the benefits of using MISO in terms of efficiency for on-die granular power distribution such as multi-core processor application. However, the proposed MISO topology introduces a second power converter to generate $\mathrm{V}_{\mathrm{in} 2}$. There are two key challenges because of this extra converter: first, the additional PCB surface and second, the overall efficiency by taking into account the two-step conversion chain.

For the extra PCB area, we point out that sometimes this extra converter is already present on the board to supply other functions and so could be mutualized. If this case, the ratio $\beta$ is determined by the board-level constraint. It has a negligible effect on the MISO-CSC efficiency as shown in Fig. 8.

Concerning the overall efficiency, we have assumed that the extra converter efficiency is similar to the first one used for SISO-CSC. Most of the time, the external (inductive) converter (ISC in Fig. 12) has a relatively high efficiency (greater than 90\%). Under these assumptions, the global efficiency is not reduced by MISO-CSC compared to SISO topology.

Figure 12 gives the typical power distribution architecture using MISO topology. The ISC could be used on the PCB board to achieve high efficiency and provide both input
voltages to the MISO-CSC. The MISO-CSC provides a more efficient and constant individual power supply to the $n$ processor cores for fine DFVS. To minimize the cost of the extra area for the MISO solution, the two external converters could be merged into one SIMO ISC to only use one inductor.


Fig. 12. Typical power tree for a multi-core processor using a MISO-CSC.

## VI. Conclusion

This paper proposes a novel switched capacitor converter structure called MISO-CSC to achieve a more constant efficiency over a large conversion ratio. The number of optimal ratios where the converter is most efficient is increased by using multiple inputs. For two inputs, the MISO converter generates 18 ratios instead of three in SISO mode. The efficiency analysis led us to select only seven efficient ratios and the optimal value of the second power supply ( $\beta=0.6$ ).

The MISO converter was then designed at transistor level and compared to SISO topology to supply a multi-core processor in CMOS 65 nm . The minimal and average efficiencies were increased over the $0.5-1.4 \mathrm{~V}$ output voltage range by $15 \%$ and $12 \%$, respectively, compared to the SISO under the same constraint.

The proposed structure does not exhibit switching loss or require more silicon area but potentially needs an extra converter to generate the second input voltage. In the on-die power supply multi-core processor, the MISO topology could be used to efficiently refine the DVFS with no extra cost if two power rails are available on the PCB board.

## APPENDIX

Table V: Coefficients to calculate efficiency FOR ALL STEP-DOWN CONFIGURATIONS

| $\alpha$ | $\mathrm{M}_{\text {sw }}$ | $\mathrm{M}_{\text {cap }}$ | $\mathrm{M}_{\text {sw }}$ |
| :---: | :---: | :---: | :---: |
| 1 input, 1 flying capacitor |  |  |  |
| 1/2 | 8 | 4 | 1 |
| 1 input, 2 flying capacitors |  |  |  |
| 1/3 | 10.9 | 2.3 | 2.5 |
| 2/3 | 10.9 | 2.3 | 0.6 |
| 2 inputs, 1 flying capacitor |  |  |  |
| 1- $\beta$ | 32 | 1 | 1 |
| $\beta$ | 32 | 1 | 0 |
| $2 \beta-1$ | 32 | 1 | $(\beta-1)^{2} /(2 \beta-1)^{2}$ |
| $2 \beta$ | 32 | 1 | 0,25 |
| $\beta / 2$ | 8 | 4 | 1 |
| $(1+\beta) / 2$ | 8 | 4 | $(1-\beta)^{2 /(1+\beta)^{2}}$ |


| $\beta$ | 8 | 4 | 0 |
| :---: | :---: | :---: | :---: |
| $\beta-0,5$ | 24.5 | 2 inputs, 2 flying capacitors |  |
| $1-0,5 \beta$ | 24.5 | 1 | $1 / 2 \times\left(1+(1-\beta)^{2} /(\beta-0.5)^{2}\right)$ |
| $\beta+0,5$ | 24.5 | 1 | $1 / 2 \times\left(1+(\beta-1)^{2} /(1-0.5 \beta)^{2}\right)$ |
| $(1-\beta) / 2$ | 24.5 | 1 | $1 / 2 \times\left(2 \beta^{2}-\beta+0.25\right) /(\beta+0.5)$ |
| $(3 \beta-1) / 2$ | 24.5 | 1 | $1 / 2 \times(1+\beta)^{2} /(1-\beta)^{2}$ |
|  |  |  | $(1+4(1-2 \beta) /(3 \beta-1)+1 / 2 \times(2-$ |
| $3 \beta / 2$ | 24.5 | 1 | $\left.6 \beta+5 \beta^{2}\right) /(3 \beta-1)^{2}$ |
| $1-2 \beta$ | 98 | 0.25 | 0.3 |
| $2-2 \beta$ | 98 | 0.25 | $1 / 2 \times\left(1+(1-\beta)^{2} /(1-2 \beta)\right)$ |
| $3 \beta$ | 98 | 0.25 | $1 / 2 \times\left(1-2 \beta+2 \beta^{2}\right) /(2-2 \beta)^{2}$ |
| $3 \beta-2$ | 98 | 0.25 | 0.6 |
| $2 \beta / 3$ | 10.9 | 2.25 | $5 / 2 \times(\beta-1)^{2} /(3 \beta-2)^{2}$ |
| $(1+2 \beta) / 3$ | 10.9 | 2.25 | 1.3 |
| $\beta / 3$ | 10.9 | 2.25 | $5 / 2 \times(\beta-1)^{2} /(1+2 \beta)$ |
| $(2+\beta) / 3$ | 10.9 | 2.25 | 2.5 |

## ACKNOWLEDGMENTS

G. Pillonnet would like to thank the BWRC research laboratory at the University of California, Berkeley, USA, and especially Hanh-Phuc Le, for their expertise on switched capacitor converter topology.

## References

[1] W. Kim, "System level analysis of fast, per-core DVFS using on-chip switching regulators," in Proc. $14^{\text {th }}$ international symposium on High Performance Computer Architecture, Salt Lake City, 2008, pp. 123-134.
[2] F. Waldron et al., "Technology Roadmapping for Power Supply in Package (PSiP) and Power Supply on Chip (PwrSoC)," IEEE Trans. Power Electronics, vol. 28, $\mathrm{n}^{\circ} 9$, September 2013.
[3] Y.K. Ramadass et al., "A fully-integrated switched-capacitor step-down DC-DC converter with digital capacitance modulation in 45 nm CMOS," IEEE Journal of Solid State Circuits, vol. 45, nº12, December 2010.
[4] S.R. Sanders et al., "The Road to Fully Integrated DC-DC Conversion via the Switched-Capacitor Approach," IEEE Trans. Power Electronics, vol. 28, n ${ }^{\circ} 9$, September 2013.
[5] R. Jectiv et al., "Per-Core DVFS With Switched-Capacitor Converters for Energy Efficiency in Manycore Processors," IEEE Trans. VLSI, vol. PP, N ${ }^{\circ} 99$, pp. 1, 2014.
[6] T. Souvignet et al., "A proposal of embedded SoC power supply compatible with a digital block design flow," in Proc. $8^{\text {th }}$ International Conference on Integrated Power System, Nuremberg, 2014, pp. 1-5.
[7] T.M. Andersen et al., "A Deep Trench Capacitor Based 2:1 and 3:2 Reconfigurable On-Chip Switched Capacitor DC-DC Converter in 32 nm SOI CMOS", in Proc. $29^{\text {th }}$ Applied Power Electronics Conference and Exposition, Fort Worth, 2014, pp.1448-1455.
[8] WC Cheng et al., "A Wide Load Range and High Efficiency SwitchedCapacitor DC-DC Converter With Pseudo-Clock Controlled Loaddependent Frequency," IEEE Trans Circuits and Systems I, vol. 61, n³, March 2014.
[9] A. Paul et al., "Deep Trench Capacitor based Step-up and Step-down DC/DC Converters in 32 nm SOI with Opportunistic Current Borrowing and Fast DVFS Capabilities" in Proc. Asian Solid-State Circuits Conference, Singapore, 201., pp.49-52.
[10] Y. H Chang, S.Y. Kuo, "A Gain/Efficiency-Improved Serial-Parallel Switched-Capacitor Step-Up DC-DC Converter," IEEE Trans. Circuits and Systems I, vol. 60, n010, pp. 2799-2809, October 2013.
[11] H. Jeon, Y.B Kim, "A Fully Integrated Switched-Capacitor DC-DC Converter with Dual Output for Low Power Application," in Proc. of the great lakes symposium on VLSI, New-York, 2012, pp. 83-86.
[12] H.P. Le et al., "Design techniques for fully integrated switched-capacitor DC-DC converters," IEEE Journal of Solid State Circuits, vol. 49, n9, September 2011.
[13] C.R. Sullivan et al., "Integrating magnetics for on-chip power: A perspective," IEEE Trans. Power Electronics, vol. 28, n ${ }^{\circ} 9$, December 2013.
[14] M.D. Seeman, S.R. Sanders, "Analysis and optimization of switchedcapacitor DC-DC converters," IEEE Trans. Power Electronics, vol. 23, $\mathrm{n}^{\circ} 2$, December 2008.
[15] Y. Pascal et al., "Efficiency Comparison of Inductor-, Capacitor- and Resonant-based Converters Fully Integrated in CMOS Technology," IEEE Journal of Emerging Technology on Circuits and Systems, September 2015.
[16] S. Lim et al., "Two-stage power conversion architecture suitable for wide range input voltage," IEEE Trans. Power Electronics, vol. PP, $\mathrm{n}^{\circ} 99,2014$.
[17] S. Poshtkouhi and O. Trescases, "Multi-input single-inductor DC-DC converter for MPPT in parallel-connected photovoltaic applications," in Proc. $26^{\text {th }}$ IEEE Applied Power Electronics Conference and Exposition, Forth Worth, 2011, pp. 41-47.
[18] Y. Yuanmao and K.W.E. Cheng, "Level-Shifting Multiple-Input Switched-Capacitor Voltage Copier," IEEE Trans. Power Electronics, vol. 27, nº2, February 2012.
G. Pillonnet (S'05-M'07) was born in Lyon, France, in 1981. He received his master's degree in Electronic Engineering from CPE Lyon, France, in 2004 and a PhD from INSA Lyon in 2007.
Following an early experience as an analog designer in STMicroelectronics in 2008, he joined the University of Lyon in the Electronic Engineering department. During the 2011-12 academic year, he held a visiting researcher position at the University of California, Berkeley, USA. Since 2013, he has worked as a researcher at the CEALETI, a major French research institution.
His research focuses on integrated power converters and actuators including modeling, circuit design and control techniques. He has published about 50 papers in these areas, especially in loudspeaker drivers.
A. Andrieu was born in Sèvres, France, in 1991. He received his BSc and MSc in electrical engineering from the University Institute of Technology of Sénart, France, in 2011 and INSA Lyon, in 2014, respectively. He studied in the CEA-LETI for his Master's thesis.
His research interests include design circuits of power electronics, especially switching DC-DC converters.

Elad Alon (SM'12) received the B.S., M.S., and Ph.D. degrees in electrical engineering from Stanford University, Stanford, CA, USA, in 2001, 2002, and 2006, respectively.
He joined the University of California, Berkeley, CA, USA, in 2007, where he is currently an Associate Professor of Electrical Engineering and Computer Sciences and the Co-Director of the Berkeley Wireless Research Center. He has held consulting or visiting positions at Wilocity, Sunnyvale, CA, USA, Cadence, San Jose, CA, USA, Xilinx, San Jose, Oracle, Redwood City, CA, USA, Intel, Santa Clara, CA, USA, Advanced Micro Devices, Sunnyvale, Rambus, Inc., Sunnyvale, Hewlett Packard, Palo Alto, CA, USA, and IBM Research, Armonk, NY, USA, where he was involved in digital, analog, and mixed-signal integrated circuits for computing, test and measurement, and high-speed communications. His current research interests include energy-efficient integrated systems, including the circuit,
device, communications, and optimization techniques used to design them.
Dr. Alon was a recipient of the 2008 IBM Faculty Award, the 2009 Hellman Family Faculty Fund Award, and the 2010 UC Berkeley Electrical Engineering Outstanding Teaching Award, and has co-authored papers that received the 2010 ISSCC Jack Raper Award for Outstanding Technology Directions Paper, the 2011 Symposium on VLSI Circuits Best Student Paper Award, and the 2012 Custom Integrated Circuits Conference Best Student Paper Award.


[^0]:    Manuscript received October X, 20XX. This work was supported by the Commissariat à l'Energie Atomique et aux Energies Alternatives (CEA).
    G. Pillonnet and A. Andrieu are with Univ. Grenoble Alpes, F-38000 Grenoble, France, and CEA, LETI, MINATEC Campus, F-38054 Grenoble, France (e-mail: gael.pillonnet@cea.fr).
    A. Andrieu is also with INSA Lyon, Villeurbanne, France.
    E. Alon is are with the Department of Electrical Engineering and Computer Sciences, University of California at Berkeley, Berkeley, CA 94704 USA (email: elad@eecs.berkeley.edu).

