Loading [a11y]/accessibility-menu.js
SoC FPAA Hardware Implementation of a VMM+WTA Embedded Learning Classifier | IEEE Journals & Magazine | IEEE Xplore

SoC FPAA Hardware Implementation of a VMM+WTA Embedded Learning Classifier


Abstract:

This paper focuses on the circuit aspects required for an on-chip, on-line system on chip large-scale field-programmable analog array learning for vector-matrix multiplie...Show More

Abstract:

This paper focuses on the circuit aspects required for an on-chip, on-line system on chip large-scale field-programmable analog array learning for vector-matrix multiplier (VMM) + winner-take-all (WTA) classifier structure. We start by describing the VMM+WTA classifier structure, and then show techniques required to handle device mismatch. The approach is initially explained using a VMM+WTA as a two-input XOR classifier structure. The approach requires considering the entire mixed-mode system, including the analog classifier data path, control circuitry for weight updates, and digital algorithm for computing digital weight updates and resulting floating-gate programming during the algorithm.
Page(s): 28 - 37
Date of Publication: 24 November 2017

ISSN Information:


References

References is not available for this document.