Guest Editorial Low-Power, Adaptive Neuromorphic Systems: Devices, Circuit, Architectures and Algorithms

THIS special issue of the IEEE JOURNAL ON EMERGING TOPICS IN CIRCUITS AND SYSTEMS (JETCAS) aims to demonstrate the latest research progress in the design of adaptive neuromorphic systems and cuts across all the areas from devices and circuits to architectures and algorithms.

The recent success of "Deep neural networks" (DNN) has renewed interest in bio-inspired machine learning algorithms. DNN refers to neural networks with multiple layers (typically two or more) where the neurons are interconnected using tunable weights. Though these architectures are not new, availability of lots of data, huge computing power and new training techniques (such as unsupervised initialization, use of rectified linear units as the neuronal nonlinearity, regularization using dropout or sparsity, etc.) to prevent the networks from overfitting have led to its great success in recent times. DNN has been applied to a variety of fields such as object or face recognition in images, word recognition in speech or even natural language processing and the success stories of DNN keep on increasing every day.

However, the common training method in deep learning, such as back propagation, tunes the weights of neural networks based on the gradient of the error function, which requires a known output value for every input. It would be difficult to use such supervised learning methods to train and adapt to real-time sensory input data that are mostly unlabeled. In addition, training and classification phases of deep neural networks are typically separated, such that training occurs in the cloud or high-end graphics processing units, while their weights or synapses are fixed during deployment for classification. However, this makes it difficult for the neural network to continuously adapt to input or environment changes in real-world applications. By adopting unsupervised and semisupervised learning rules found in biological nervous systems, we anticipate to enable *adaptive* neuromorphic systems for many real-time applications with a large amount of unlabeled data, similar to how humans analyze and associate sensory input data. Energy-efficient hardware implementation of these adaptive neuromorphic systems is particularly challenging due to intensive computation, memory, and communication that are necessary for online, real-time learning and classification. Cross-layer innovations on algorithms, architectures, circuits, and devices are required to enable adaptive intelligence especially on embedded systems with severe power and area constraints.

With the huge push towards embedded intelligence coming from many different industries, it is the right time for the CAS society to assimilate research progress in all areas of adaptive neuromorphic systems. This special issue aims to provide the readers with a good summary of the field as well as some exciting recent work. In response to this special issue call, we received many excellent submissions which went through a rigorous peer review process involving at least 3 reviewers. The final issue has 12 submissions remaining including one overview paper. Review was carried out with emphasis placed on quality of the work, fitness to the scope of this special issue as well as balance of topics.

This issue contains a survey paper and 11 papers divided into four broad topics: (A) Analog Circuits blocks for online learning systems (B) Novel Algorithms (C) Cross layer optimization and (D) Novel Applications of Neuromorphic Circuits.

The special issue starts with a survey paper by Arindam Basu *et al.* titled "Low-Power, Adaptive Neuromorphic Systems: Recent Progress and Future Directions" that describes recent progress in this field as well as future directions and applications. It starts off by describing novel algorithms and gives a historical perspective of the evolution of adaptive systems. Next, different non-volatile memory devices used in neuromorphic systems are presented and compared. Following this, the authors describe innovative circuits in CMOS that support adaptive synapse design. Next, different architectures for large scale neuromorphic systems are compared and recently fabricated integrated circuits are surveyed. Finally, different emerging applications requiring adaptive neuromorphic systems such as brain-machine interfaces and robotics are described.

Following this survey, we have two papers focusing on Analog Circuits blocks for online learning systems. Analog circuits are a promising candidate for achieving low-power, low-area implementations of neuromorphic circuits. Also, some of the common problems with analog circuits, such as noise and mismatch can be elegantly solved through learning and adaptation in neuromorphic systems.

The first paper entitled "SoC FPAA Hardware Implementation of a VMM+WTA Embedded Learning Classifier" by S. Shah *et al.* presents circuit details of vector-matrix-multiply (VMM) and k-Winner-Take-all (WTA) classifier structure. The field programmable analog array (FPAA) implementation includes the feedforward computation, spectral decomposition and classification, as well as the basic training approach. The classifier used a 12x3 VMM classifier followed by a 3 input,

2156-3357 © 2018 IEEE. Translations and content mining are permitted for academic research only. Personal use is also permitted, but republication/redistribution requires IEEE permission. See http://www.ieee.org/publications_standards/publications/rights/index.html for more information.

Digital Object Identifier 10.1109/JETCAS.2018.2810399

3 output WTA. This paper has a corresponding paper describing algorithmic details in this same issue.

The second paper entitled "Analog Spike-Timing-Dependent Resistive Crossbar Design for Brain Inspired Computing" by C. Zhao, *et al.* describes an inter-spike interval (ISI) based resistive crossbar neuromorphic design, built with the standard CMOS technology, is proposed. A test bench of video frames consisting one person rotating head from 0 to 75 degrees with an increment of 15 degrees has been employed. The results showed that the ISI code has better performance in both recognition rate and converging speed.

The next three papers present novel algorithms for adaptive neuromorphic systems. They cover different aspects such as memory in spiking neural networks, stochastic learning for RRAM synapses and algorithms for learning on field programmable analog arrays.

The first paper in this group by P. Panda *et al.* with the title "ASP: Learning to Forget with Adaptive Synaptic Plasticity in Spiking Neural Networks" describes a novel unsupervised learning rule Adaptive Synaptic Plasticity (ASP) that addresses "catastrophic forgetting" in spiking neural networks (SNNs). ASP integrates an adaptive weight decay mechanism, which balances gradual forgetting and immediate learning, to construct a stable-plastic self-adaptive SNN. Compared to traditional spike timing dependent plasticity (STDP), ASP demonstrated superior accuracy especially for noisy hand written digit recognition.

The second paper in this group entitled "VMM + WTA Embedded Classifiers Learning Algorithm Implementable on SoC FPAA Devices" by J. Hasler, *et al.* presents training of classifiers of a single layer of a vector-matrix-multiply (VMM) and a single layer of a k-Winner-Take-all (WTA) on a large scale field programmable analog array (FPAA). A mathematical framework is utilized to allow for transformations and simplifications that reduce system complexity. It was measured in FPAA hardware. Assuming a minimum time for any symbol of 40ms, the classifier correctly recognized the results every time.

The last paper in this section titled "Stochastic Learning in Neuromorphic Hardware via Spike Timing Dependent Plasticity With RRAM Synapses" by G. Pedretti *et al.* proposes to use resistive switching memory (RRAM) to overcome the lack of bio-realistic and scalable devices in current neuromorphic technology. It includes perceptron-like neuromorphic hardware capable of spike timing dependent plasticity (STDP), and its operation under stochastic learning conditions. The system is capable of on-line learning for both static and dynamic patterns. Noise is shown to improve learning time and decrease false fire, although exceeding a certain noise density causes unstable learning.

After this, we have set of five papers on cross-layer optimization for neuromorphic systems. All of these papers deal with issues pertaining to multiple layers of the design including device, algorithm, circuit and architecture.

The first paper in this set entitled "Multiscale Co-Design Analysis of Energy, Latency, Area, and Accuracy of a ReRAM Analog Neural Training Accelerator" by M. Marinella *et al.* presents an analog crossbar circuit block designed to process three key kernels required in training and inference of neural networks. It is shown that the analog accelerator has a 270x energy and 540x latency advantage over a similar block utilizing only digital ReRAM. It takes only 11 fJ per multiply and accumulate (MAC). Compared to an SRAM based accelerator, the energy is 430X better and latency is 34X better.

The next paper entitled "Stuck-at Fault Tolerance in RRAM Computing Systems" by L. Xie. *et al.* presents a faulttolerant framework for RRAM-based Computing System (RCS). A Mapping Algorithm with inner fault tOlerance (MAO) is proposed to convert matrix parameters into RRAM conductances in RCS and tolerate Stuck- At-Faults (SAFs) by fully exploring the available mapping space. This paper also presents two baseline redundancy schemes to ensure that RCS is effective when the percentage of faulty RRAM cells is high.

The third paper entitled "Mitigating Asymmetric Nonlinear Weight Update Effects in Hardware Neural Network Based on Analog Resistive Synapse" by Chang *et al.* proposes new techniques to address the asymmetric nonlinear weight update issue in analog RRAM based neural network hardware design. By engineering the nonlinear activation function and employing a threshold weight update scheme, a two-layer percepton network showed weight update noise suppression and self-adaptiveness to RRAM devices with high asymmetric nonlinearity.

The fourth paper entitled "Memristive Mixed-Signal Neuromorphic Systems: Energy-Efficient Learning at the Circuit-Level" by G. Chakma *et al.* proposes a memristive neuromorphic system for high power and area efficiency. The mixed-signal spiking based system design also includes synchronous digital long term plasticity (DLTP), an online learning methodology to train the neural networks during the operation phase and improve the efficiency in learning considering the power consumption and area overhead.

The last paper in this group entitled "Memristor Crossbar Tiles in a Flexible General Purpose Neural Processor" by D. Mountain *et al.* presents the use of smaller crossbar tiles that can be flexibly combined to create a variety of crossbar sizes and aspect ratios to more closely fit the ideal sizes required. A general purpose neural processor using a single tile size is demonstrated and compared to highly specialized neural processor designs using multiple, optimally sized custom crossbars.

The last section of this special issue deals with novel applications of neuromorphic circuits. It has one paper describing the design of a neuromorphic digital to analog converter using memristors. The paper written by L. Danial with the title "DIDACTIC: A Data-Intelligent Digital-to-Analog Converter with a Trainable Integrated Circuit Using Memristors" describes a new technique to train the memristors that are used in the weighted resistance in a digital-to-analog converter (DAC). The authors developed a supervised learning algorithm termed "binary-weighted time-varying gradient descent" train the on-chip neural network in real time to configure an adaptive four-bit DAC.

For this special issue, the Guest Editors first would like to extend their gratitude to the authors who committed time and energy to contribute their technical excellence and insights for this issue. We also would like to thank volunteer reviewers for providing valuable comments and suggestions to comply with the high-quality standards of JETCAS. We are grateful to the Editor-in-Chief, Yen-Kuang Chen, the Deputy Editor-in-Chief, Eduard Alarcon, as well as the Senior Editorial Board for their consistent support and advices. Last but not least, we are grateful to IEEE Publishing Operations personnel for their great efforts and patience in finalizing this special issue. We hope this special issue will interest a large portion of related researchers and facilitate further progresses in this important and emerging research area.

> ARINDAM BASU, *Guest Editor* School of Electronic and Electrical Engineering Nanyang Technological University Singapore 639798

MENG-FAN CHANG, *Guest Editor* Department of Electrical Engineering National Tsing Hua University Hsinchu 30013, Taiwan ELISABETTA CHICCA, *Guest Editor* Cognitive Interaction Technology–Center of Excellence (CITEC) and Faculty of Technology Bielefeld University 33619 Bielefeld, Germany

TANAY KARNIK, *Guest Editor* Microarchitecture Research Lab Intel Labs Hillsboro, OR 97124 USA

HAI LI, *Guest Editor* Department of Electrical and Computer Engineering Edmund T. Pratt Jr. School of Engineering Duke University Durham, NC 27708 USA

JAE-SUN SEO, *Guest Editor* School of Electrical, Computer and Energy Engineering Arizona State University Tempe, AZ 85251 USA



Arindam Basu (M'10) received the B.Tech. and M.Tech. degrees in electronics and electrical communication engineering from IIT Kharagpur, Kharagpur, in 2005, and the M.S. degree in mathematics and the Ph.D. degree in electrical engineering from the Georgia Institute of Technology, Atlanta, GA, USA, in 2009 and 2010, respectively. He joined Nanyang Technological University in 2010, where he is currently a tenured Associate Professor. He was a Distinguished Lecturer of the IEEE Circuits and Systems Society from 2016 to 2017. His research interests include bio-inspired neuromorphic circuits, non-linear dynamics in neural systems, low power analog IC design, and programmable circuits and devices.

Dr. Basu received the Prime Minister of India Gold Medal in 2005 from IIT Kharagpur. He received the Best Student Paper Award at the Ultrasonics Symposium, in 2006, the Best Live Demonstration at ISCAS 2010, and a finalist position in the Best Student Paper Contest at ISCAS 2008. He received the MIT Technology Review's Inaugural TR35@Singapore Award in 2012 for being among the top 12 innovators under the age of 35 in Southeast Asia, Australia,

and New Zealand. He was a Guest Editor for two special issues in the IEEE TRANSACTIONS ON BIOMEDICAL CIRCUITS AND SYSTEMS for selected papers from ISCAS 2015 and BioCAS 2015. He is serving as a Corresponding Guest Editor for the special issue on low-power, adaptive neuromorphic systems: devices, circuit, architectures, and algorithms in the IEEE JOURNAL ON EMERGING TOPICS IN CIRCUITS AND SYSTEMS. He is currently an Associate Editor of the IEEE SENSORS JOURNAL, the IEEE TRANSACTIONS ON BIOMEDICAL CIRCUITS AND SYSTEMS, and *Frontiers in Neuroscience*.



Meng-Fan Chang (M'05–SM'14) received the M.S. degree from Pennsylvania State University, State College, PA, USA, and the Ph.D. degree from National Chiao Tung University, Hsinchu, Taiwan.

From 1996 to 1997, he was with Mentor Graphics, Bedminster, NJ, USA, where he designed memory compilers. From 1997 to 2001, he designed embedded SRAMs and flash with the Design Service Division, Taiwan Semiconductor Manufacturing Company Limited, Hsinchu. From 2001 to 2006, he was a co-founder and the Director of IPLib Company, Taiwan, where he developed embedded SRAM and ROM compilers, flash macros, and flat-cell ROM products. Before 2006, he was in industry over ten years. He is currently a Full Professor at National Tsing Hua University, Taiwan. His research interests include circuit designs for volatile and nonvolatile memory, ultra-low-voltage systems, 3-D-memory, circuit-device interactions, spintronics circuits, memristor logics for neuromorphic computing, and computing-in-memory for artificial intelligence.

Dr. Chang is the corresponding author of numerous ISSCC, Symposium on VLSI Circuits, IEDM, and DAC papers. He has been serving on technical program committees for ISSCC, IEDM, DAC, ISCAS, A-SSCC, VLSI-DAT, and numerous international conferences. He has been a Distinguished Lecture Speaker of the IEEE Circuits and Systems Society (CASS), a Technical Committee Member of CASS, and the Administrative Committee Member of the IEEE Nanotechnology Council. He is serving as the Program Director of the Micro-Electronics Program of MOST-Taiwan from 2018 to 2020 and served as the Associate Executive Director for Taiwan's National Program of Intelligent Electronics (NPIE) and the NPIE Bridge Program of Taiwan from 2011 to 2017. He received the Outstanding EE Professors of the Chinese Electrical Association in 2017, the Academia Sinica (Taiwan) Junior Research Investigators Award in 2012, and the Ta-You Wu Memorial Award of National Science Council (Taiwan) in 2011. He also received numerous awards from the Taiwan's National Chip Implementation Center, NTHU, MXIC Golden Silicon Awards, and ITRI. He is an Associate Editor of IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS and IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS.



Elisabetta Chicca (M'06) received the Laurea degree (M.Sc.) in physics from the Università degli Studi di Roma "La Sapienza", Italy, in 1999, the Ph.D. degree in natural science from the Department of Physics, Swiss Federal Institute of Technology Zurich, and the Ph.D. degree in neuroscience from the Neuroscience Center Zurich in 2006. She carried out her research as a Post-Doctoral Fellow from 2006 to 2010 and as a Group Leader from 2010 to 2011 at the Institute of Neuroinformatics, University of Zurich and ETH Zurich, and as an Assistant Professor with tenure track from 2011 to 2017 at the Cognitive Interaction Technology–Center of Excellence (CITEC) and Faculty of Technology, Bielefeld University, where she was involved in the development of neuromorphic signal processing and sensory systems. Since 2017, she has been a Professor at CITEC and Faculty of Technology, Bielefeld University, leading the Neurormorphic Behaving Systems Research Group. Her research focuses on the development of neuromorphic full-custom VLSI models of neural circuits for brain-inspired computation, learning in spiking neural networks, learning in memristive devices and arrays, bio-inspired

sensing (olfaction, active electrolocation, and audition), and motor control.

Dr. Chicca is a member of the IEEE Biomedical Circuits and Systems TC and Chair of the IEEE Neural Systems and Applications TC from 2015 to 2017. She was an Associate Editor of the IEEE TRANSACTIONS ON BIOMEDICAL CIRCUITS AND SYSTEMS from 2016 to 2017. She has been an Associate Editor of *Frontiers in Neuromorphic Engineering* since 2011 and a Senior Editor Board Member of the IEEE JOURNAL ON EMERGING AND SELECTED TOPICS IN CIRCUITS AND SYSTEMS.



Tanay Karnik (M'88–SM'04–F'13) received the Ph.D. degree in computer engineering from the University of Illinois at Urbana-Champaign. He joined Intel Corporation in 1995. Previously, he was the Director of Intel's University Research Office. He is currently a Principal Engineer with the Microarchitecture Research Lab, Intel Labs. His research interests are in the areas of small form factor systems, 3-D architectures, variation tolerance, power delivery, and architectures for novel devices. He has published over 80 technical papers and has 74 issued and 40 pending patents in these areas. He was a member of ISSCC, DAC, ICCAD, ICICDT, ISVLSI, ISCAS, 3DIC, and ISQED program committees and the IEEE JOURNAL OF SOLID-STATE CIRCUITS (JSSC), IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS (TVLSI), and the IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS review committees. He received an Intel Achievement Award for his pioneering work on integrated power delivery. He has presented several keynotes, invited talks, and tutorials, and has served

on seven Ph.D. students' committees. He was the General Chair of ISLPED'14, ASQED'10, ISQED'09, ISQED'08, and ICICDT'08. He is an ISQED fellow, an Associate Editor for TVLSI, a Senior Advisory Board Member of IEEE JOURNAL ON EMERGING AND SELECTED TOPICS IN CIRCUITS AND SYSTEMS, and was a Guest Editor for JSSC.



Hai (Helen) Li (M'08–SM'16) received the B.S. and M.S. degrees from Tsinghua University, Beijing, China, and the Ph.D. degree from the Department of Electrical and Computer Engineering, Purdue University, West Lafayette, IN, USA. She currently is a Clare Boothe Luce Associate Professor with the Department of Electrical and Computer Engineering, Duke University, Durham, NC, USA. Prior to that, she was with Qualcomm Inc., San Diego, CA, USA, Intel Corporation, Santa Clara, CA, Seagate Technology, Bloomington, MN, USA, the Polytechnic Institute of New York University, Brooklyn, NY, USA, and the University of Pittsburgh, Pittsburgh, PA, USA. She has authored or co-authored over 200 technical papers published in peer-reviewed journals and conferences and authored the book *Nonvolatile Memory Design: Magnetic, Resistive, and Phase Changing* (CRC Press, 2011). Her current research interests include memory design and architecture, neuromorphic architecture for brain-inspired computing systems, and cross-layer optimization for low power and high performance. She is a Distinguished Member of the ACM. She was the General Chair of ISVLSI, ICCE, ISQED, and

GLSVLSI, and the Technical Program Chair of SoCC, iNIS, and GLSVLSI. She received the NSF CAREER Award (2012), the DARPA Young Faculty Award (2013), the TUM-IAS Hans Fisher Fellowship (2017), seven best paper awards, and an additional seven best paper nominations. She serves as Associate Editor for the IEEE TRANSACTIONS ON COMPUTER AIDED DESIGN, the IEEE TRANSACTIONS ON MULTI-SCALE COMPUTING SYSTEMS, the IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION SYSTEMS, the IEEE TRANSACTIONS ON Design Automation of Electronic Systems, and IET Cyber-Physical Systems: Theory & Applications.



Jae-Sun Seo (M'10–SM'17) received the B.S. degree from Seoul National University in 2001, and the M.S. and Ph.D. degrees from the University of Michigan in 2006 and 2010, respectively, all in electrical engineering. He spent graduate research internships at the Intel Circuit Research Laboratory in 2006 and the Sun Microsystems VLSI Research Group in 2008. From 2010 to 2013, he was with the IBM T. J. Watson Research Center, where he was involved in cognitive computing chips under the DARPA SyNAPSE project and energy-efficient integrated circuits for high-performance processors. In 2014, he joined the School of Electrical, Computer and Energy Engineering, ASU, as an Assistant Professor. In 2015, he was a Visiting Faculty at the Intel Circuits Research Laboratory. His research interests include efficient hardware design of machine learning/neuromorphic algorithms and integrated power management. He was a recipient of Samsung Scholarship (2004–2009), the IBM Outstanding Technical Achievement Award (2012), and the NSF CAREER Award (2017). He serves on the Technical Program Committee for ISLPED (2013), ISOCC (2016–2017), DAC (2018), the Review Committee for ISCAS

(2017–2018), and on the Organizing Committee for ICCD (2015–2017).