Prolog to: Substrate Noise Coupling in SoC Design: Modeling, Avoidance, and Validation | IEEE Journals & Magazine | IEEE Xplore