A 1-V, 100-MHz, 10-mW cache using a separated bit-line memory hierarchy architecture and domino tag comparators | IEEE Journals & Magazine | IEEE Xplore