A 2.5-ns clock access, 250-MHz, 256-Mb SDRAM with synchronous mirror delay | IEEE Journals & Magazine | IEEE Xplore