High-voltage transistor scaling circuit techniques for high-density negative-gate channel-erasing NOR flash memories | IEEE Journals & Magazine | IEEE Xplore