An all-digital phase-locked loop for high-speed clock generation | IEEE Journals & Magazine | IEEE Xplore