A 0.4-4-Gb/s CMOS quad transceiver cell using on-chip regulated dual-loop PLLs | IEEE Journals & Magazine | IEEE Xplore