A 6-GHz 16-kB L1 cache in a 100-nm dual-V/sub T/ technology using a bitline leakage reduction (BLR) technique | IEEE Journals & Magazine | IEEE Xplore