Equalization and clock recovery for a 2.5-10-Gb/s 2-PAM/4-PAM backplane transceiver cell | IEEE Journals & Magazine | IEEE Xplore