PLL design technique by a loop-trajectory analysis taking decision-circuit phase margin into account for over-10-Gb/s clock and data recovery circuits | IEEE Journals & Magazine | IEEE Xplore