A 500-MHz multi-banked compilable DRAM macro with direct write and programmable pipelining | IEEE Journals & Magazine | IEEE Xplore