A low-power SRAM using hierarchical bit line and local sense amplifiers | IEEE Journals & Magazine | IEEE Xplore