A multigigabit backplane transceiver core in 0.13-/spl mu/m CMOS with a power-efficient equalization architecture | IEEE Journals & Magazine | IEEE Xplore