A sub-0.5-V operating embedded SRAM featuring a multi-bit-error-immune hidden-ECC scheme | IEEE Journals & Magazine | IEEE Xplore