

Equalization of Third-Order Intermodulation Products in Wideband Direct Conversion Receivers

Edward A. Keehr, *Student Member, IEEE*, and Ali Hajimiri, *Member, IEEE*

Abstract—This paper reports a SAW-less direct-conversion receiver which utilizes a mixed-signal feedforward path to regenerate and adaptively cancel IM3 products, thus accomplishing system-level linearization. The receiver system performance is dominated by a custom integrated RF front end implemented in 130-nm CMOS and achieves an uncorrected out-of-band IIP3 of -7.1 dBm under the worst-case UMTS FDD Region 1 blocking specifications. Under IM3 equalization, the receiver achieves an effective IIP3 of $+5.3$ dBm and meets the UMTS BER sensitivity requirement with 3.7 dB of margin.

Index Terms—Adaptive equalization, adaptive signal processing, digital linearization, feedforward equalization, mixed-signal linearization, nonlinear circuits, postdistortion, RF receivers, system-level linearization, wireless communications.

I. INTRODUCTION

SELF-GENERATED interference in RF receivers is the general result of signals interacting with circuit block nonidealities in such a way that error terms arise and corrupt the desired signal intended for reception. This interference is sometimes so severe that even increasing the circuit area and power dissipation arbitrarily to reduce the nonidealities is insufficient, and costly off-chip components are required for the receiver to meet specification. Often, this self-generated interference manifests itself as distortion products due to circuit block nonlinearities, but can also arise due to I-Q mismatch, interstage coupling, or various other mechanisms.

Unfortunately, it can also be said that these problems worsen in general as CMOS processes continue to scale. As supply voltages drop, less headroom is available to apply large overdrive bias voltages to devices, worsening their linearity and matching properties. Furthermore, as market pressures demand the further reduction in the number and size of off-chip components, auxiliary blocks that once facilitated receiver design, such as off-chip SAW filters, will become extinct. Therefore, there exists a great need to conceive and develop monolithic solutions to self-generated interference problems in RF receivers.

II. SYSTEM-LEVEL SOLUTIONS

A. General Solution Strategies

Although the prognosis for self-generated interference issues is bleak, the nature of the problem yields a plausible solution

Manuscript received April 07, 2008; revised August 06, 2008. Current version published December 10, 2008. This work was supported in part by an NDSEG Fellowship and by the Lee Center for Advanced Networking.

The authors are with the California Institute of Technology, Pasadena, CA 91125 USA (e-mail: keehr@caltech.edu).

Digital Object Identifier 10.1109/JSSC.2008.2005701




Fig. 1. General adaptive feedforward receiver concept.

strategy. Most significantly, the error-producing signal is retained in the system at some point, while the error-generation mechanism is known, at least qualitatively. This knowledge was delineated in a general scheme described in [1] in which error producers within the RF receiver were applied to a rough model of the error generation mechanism to generate a reference signal consisting of solely the corruptive error. However, the actual model of the error is never known precisely. Hence, as shown in Fig. 1, an adaptive equalization algorithm is employed to subtract the reference signal from the corrupted main receiver path, as it can account for minor uncertainties in the effective alternate path baseband transfer function. Note that for simplicity in Fig. 1, only a dc gain uncertainty is shown.

Such a system-level solution methodology is advantageous for many reasons, not the least of which is its indifference towards the details of the original receiver. As this technique focuses only on cancellation of the error itself and not the error producers, it permits a relatively narrowband alternate path. That is, although large, undesired, error-producing signals may occur over a wide frequency range, the relevant error terms that they produce are only restricted to a much smaller bandwidth equal to that of the desired signal. The circuits processing the error operate with a lower dynamic range than their original receiver counterparts, as the corruptive error to noise ratio is in general much less than the error producer to noise ratio in the

TABLE I
REPORTED IIP3 SPECIFICATION AND PERFORMANCE COMPARISON

Reference	IIP3 Specification	IIP3 Performance
[7]	+1.3dBm	+1.6dBm
[8] ¹	-6.1dBm	-0.5dBm
[9]	-10dBm	-7.4dBm
[10]	-8dBm	-7dBm
[11]	-5dBm	-2dBm

1) Measurement at mixer transconductor input

main path. Also, if the LMS algorithm is used to perform the adaptive equalization, multiple LMS loops in parallel can be used to cancel different interference signals as shown in Fig. 1. [2] Finally, in the event that the self-generated interference of interest is due to large, undesired blocker signals, the power dissipation of an alternate path can be further reduced by only powering it on when needed, as most receivers only need to operate in the presence of strong interferers for a small fraction of the time.

B. Study Motivation and Application to Nonlinear RF Receivers

Due to the continued and rising popularity of FDD standards for 3G wireless communications, of notable current interest to the circuit design community is the task of improving the linearity of RF receiver front ends. It has been recognized in recent reports that adaptive feedforward error cancellation is useful in dealing with this problem [2]–[4]; however, the current literature only contains at most descriptions of high-level system studies implemented with discrete RF components. Hence, it is desirable to study the implications of applying this technique to a specification-compliant custom-designed RF front end to assess its suitability for commercial devices. This paper describes an experiment in which such a front end is implemented for the UMTS Region 1 standard in order to compensate for the exacting linearity requirements implicitly imposed by the FDD out-of-band blocker test [5]. In order to meet these requirements, several reported commercial receivers [6]–[8] have resorted to the use of interstage SAW filters to attenuate large blocker signals and hence to relax requirements on the integrated circuit blocks. Recently, several SAW-less UMTS receivers have also been reported, albeit with somewhat lower out of band IIP3 performance [9]–[11]. It should be noted that reported IIP3 specifications and achievements vary widely within the literature, as shown in Table I. This variation is, at least in part, due to the fact that the IIP3 specification depends on the receiver achieved noise figure, the peak TX power which must be handled, and the characteristics of the particular duplexer used, as discussed in Section III-B. Although the SAW-less receivers mentioned above meet their respective self-imposed out-of-band IIP3 specifications, it is worthwhile to consider the design of SAW-less receivers with still higher IIP3 in this context in order to permit the use of less stringent, and possibly also less expensive, duplexer blocks.

The general concept behind the adaptive feedforward IM3 cancellation scheme introduced in this work is shown in Fig. 2. In this figure, a nonlinear main receiver path is subject to two large blockers such that the desired signal is overwhelmed by the




Fig. 2. Adaptive feedforward error cancellation concept applied to RF receiver third-order distortion in this work.




Fig. 3. FDD two-tone blocking problem.

self-generated IM3 interference products. The figure reflects the fact that the UMTS out-of-band blocking requirement [5] is an implicit two-tone test with one of the “tones” being the modulated TX output leakage through the antenna duplexer, as shown in Fig. 3. Reference IM3 products are generated at RF by a cubic term generator, while choosing the LO frequency of the alternate path mixer to be the same as that of the main path guarantees that the proper set of IM3 products are downconverted to baseband characteristics. Baseband postfiltering attenuates to negligible levels unwanted IM3 products in the alternate path such that the adaptive equalizer converges based only on the statistics of the IM3 products corrupting the desired signal at baseband. In this fashion, the equalized IM3 products of the alternate path can be directly subtracted from the main path, leaving only the desired RX signal. Note that this technique is not limited to a two-tone test but also removes IM3 products resulting from a three-tone test. Furthermore, this technique does not require prior knowledge of one or more of the blocker frequencies, as do techniques that rely on the cancellation of TX leakage to meet the UMTS linearity specifications [12], [13]. Although both IM2 and IM3 products can be concurrently cancelled by parallel LMS adaptive filters, it was decided in this project to leverage recent work [14], [15] to perform local IIP2 improvements in order to avoid adding additional ADCs to the system to pass reference IM2 products.

Most importantly, the technique described in this paper differs from those presented in [3] and [4] in that reference IM3 products are generated at analog RF rather than at digital baseband. It can be shown with trigonometric identities that the resultant downconverted IM3 products are the same as




Fig. 4. Experimental UMTS receiver architecture.




Fig. 5. Expected UMTS blocker profile at various points in the receiver.

those that would have been produced by I and Q baseband cubic term generators. IM3 generation in the continuous-time domain as performed in this work is the preferred method in an integrated downconversion receiver since it permits the use of relatively narrowband postfilters and ADCs, such as those based on $\Sigma\Delta$ s. For the architectures in [3] and [4] to cancel IM3 products for UMTS, the ADCs must pass the full spectrum of potential problematic blockers (1670–1850 MHz, 1920–1980 MHz, 2015–2075 MHz) and would require at least 6 Nyquist ADCs and digital paths with sampling rates in excess of 60 MHz. Such requirements render this strategy unattractive in that this new circuitry would consume far more power than the original mixed-signal and digital portion of the receiver. Given that IM3 generation is therefore to be performed in the analog domain, it should additionally be performed at RF after the LNA, where the blocker magnitudes are at their largest point in the receiver.

III. RECEIVER ARCHITECTURE

A. Receiver Architecture Description

The receiver architecture described in this paper is shown in Fig. 4. It centers around a custom-designed front end implemented in 130-nm RF CMOS. The chip is fully ESD protected and operates off of a 1.2 V supply, except for the bandgap circuitry that operates off of 2.7 V (drawing 2.5 mA). The chip is placed on a gold-plated dielectric substrate which is then mounted onto the PCB. Analog baseband circuitry is implemented on the PCB using low-power commercially available discrete components. Finally, a digital back end containing rate change, channel filtering, and equalization blocks is implemented on an FPGA platform.

Although it is possible to perform the equalization in analog circuitry, shifting as much of the signal processing to the digital domain affords several advantages. For example, the behavior of digital circuitry is relatively insensitive to process variations, the continued scaling of CMOS processes has rendered baseband digital blocks power-competitive compared to equivalent analog blocks [16], and digital circuits facilitate the implementation of reconfigurable multimode receivers [17].

Implementing the baseband components off-chip has negligible impact on this experiment, as the integrated front end typ-

ically dominates the performance of the RF receiver. In an actual implementation, the receiver main path would also include VGA functionality. The experimental receiver described herein is for proof-of-concept only and represents the case when the receiver is attempting to decode a signal near sensitivity. Were a VGA present in the main path, and were its gain to be changed during alternate path operation, the adaptive nature of the alternate path would allow the equalizer to quickly track the change and maintain IM3 cancellation.

B. Translation of Specification to System Requirements

In order to determine the worst-case blocking (alternatively denoted as peak blocking) scenario seen by the receiver circuitry, the UMTS blocker specification [5] must be used in conjunction with the frequency response of the duplexer shown in Fig. 3. From Fig. 5 it can be seen that for the duplexer described in [18], the largest IM3 products occur when $f_{TX} = 1.98$ GHz, $f_{CW} = 2.05$ GHz, and $f_{RX} = 2.12$ GHz. In this case, the blocker powers are $P_{TX} = +28$ dBm and $P_{CW} = -30$ dBm at the antenna and $P_{TX} = -26$ dBm and $P_{CW} = -34$ dBm at the LNA input. Interestingly, in this case, the worst-case blocking scenario does not occur over the band in which the specified CW blocker is -15 dBm.

According to [19], the UMTS specifications impose an analog requirement of $NF_{ANT,MAX} = 9$ dB at the antenna. Adopting a more general definition of NF, which will be denoted as error figure (EF) to encompass other forms of error including distortion products, the UMTS specification allows $EF = NF + 3$ dB under blocking conditions. In other words, $EF_{ANT,MAX} = 12$ dB. Given the insertion loss of the duplexer [18] $L_{DUP} = 1.8$ dB and that $NF_{ANT} = L_{DUP} + NF_{RX}$, it is easily computed that $NF_{RX,MAX} = 7.2$ dB and $EF_{RX,MAX} = 10.2$ dB at the LNA input.

For UMTS, the noise due to the 50Ω source resistance is $kTB = -108$ dBm/3.84 MHz at the LNA input. Denoting all quantities as LNA input-referred, this implies that after removing source noise, the maximum allowed receiver noise power is $N_{RX,MAX} = -101.7$ dBm/3.84 MHz. Assuming that the error under worst-case blocking is dominated by thermal noise and IM3 distortion, the error figure limit implies that the rms sum of $I_{RX,MAX}$ and $N_{RX,MAX}$ is -98.2 dBm/3.84 MHz, where $I_{RX,MAX}$ is the maximum allowed IM3 distortion product power. It follows

that $I_{RX,MAX} = -100.8$ dBm/3.84 MHz. Using these values in expression (1) yields $IIP3_{RX,MIN} = +3.4$ dBm.

$$IIP3_{RX,MIN} = \frac{1}{2}[2P_{CW} + P_{TX} - I_{RX,MAX}]. \quad (1)$$

The problem with this requirement is that it is inconsistent with typical attainable values for SAW-less receivers in the absence of special enhancements. For example, typical values for $IIP3_{MIXER}$ range from +8 to +12 dBm [13]. For the initial design in this work, the simulated values for G_{LNA} and $IIP3_{LNA}$ are 17 dB and +6 dBm, respectively. Recalling the $IIP3$ relation (2) from [20], as used in [13], such design values yield $IIP3_{RX} = -9.1$ dBm for a mixer $IIP3$ of +8 dBm

$$IIP3_{RX} = \left(\frac{1}{IIP3_{LNA}} + \frac{G_{LNA}}{IIP3_{MIXER}} \right)^{-1}. \quad (2)$$

Clearly a significant discrepancy arises and some sort of additional $IIP3$ enhancement is required to meet the input-referred error specification.

To assist in the design of the feedforward linearity enhancement proposed in this paper, a quantity termed the IM3 product-to-error ratio (IER) is introduced. In this case, the “E” term represents all error except for IM3 products. The IER of the main path under peak blocking conditions ($IER_{MAIN,PK}$) can be determined using the receiver $IIP3$ value in the previous paragraph. Using (1), the LNA input-referred main path IM3 product magnitude under peak blocker conditions $I_{MAIN,PK}$ is equal to -75.8 dBm/3.84 MHz. Adding 2 dB of margin to the NF requirements and assuming that $EF_{RX,MAX} = NF_{RX,MAX} + 2$ dB (allowing 1-dB margin for error due to the alternate path), the maximum error, including 50Ω source noise but not IM3 products, referred to the main path LNA input is $E_{MAIN,PK} = -100.8$ dBm. Hence, $IER_{MAIN,PK} = 25$ dB. The usefulness of this number is that it can be used to determine the required dynamic range of the alternate path in Section V.

IV. MAIN PATH BLOCK DESIGN

A. LNA and Balun

Reflecting a typical choice for narrowband receivers, the integrated front end employs an inductively degenerated cascode LNA. As the duplexer [18] has a single ended output, the LNA must have a single ended input. However, as the SAW filter to be removed for this design previously handled the single-ended to differential conversion between the LNA and mixer, provisions for performing this task must now be made on chip. An area-efficient method of accomplishing this goal is to place a secondary inductor winding inside of the LNA load inductor, creating a transformer balun. The LNA and balun designs are depicted in Fig. 6.

B. Mixer and LO Buffer

As the system proposed in this paper only equalizes IM3 products, the mixer utilizes a folded high- $IIP2$ mixer in order to obviate any IM2 equalization [15]. The schematic of this mixer as implemented is shown in Fig. 7. In order to drive the large gate capacitances of the mixer switching pair, an actively




Fig. 6. Implementation of main path LNA and balun. (a) Schematic depiction. (b) Balun 3-D CAD representation.




Fig. 7. Schematic of the main path mixer.




Fig. 8. Schematic of the main path LO buffer.

loaded Cherry-Hooper LO buffer is utilized. The schematic of this block shown in Fig. 8 reflects some biasing and neutralization modifications to the circuit shown in [6], permitting it to function under the low voltage supply headroom. Separate divide-by-two circuits are included immediately adjacent to the LO buffers in order to avoid problems associated with on-chip RF-LO coupling [21].

C. Analog and Digital Baseband Circuitry

The required order of the analog postfilter is obtained by considering the worst-case frequency translation to baseband of the blocker profile depicted in Fig. 5 after the LNA transfer function is added to the profile. It was found that for an ADC sampling rate of 50 MHz, a third-order Chebyshev filter in the analog domain was sufficient to attenuate downconverted out-of-band

blocker signals to levels negligible with respect to the thermal noise floor. This filter was implemented on PCB with a nominal passband edge frequency of 2.3 MHz with the real pole formed by the output stage of the mixer. The filter also includes an additional gain stage that drives the ADC, which utilizes an 8-bit pipelined architecture. The ADC sampling rates were chosen to be not equal to a multiple of the UMTS chip rate in order to facilitate testing with the particular FPGA platform used. However, as the baseband digital signal is oversampled, this choice does not compromise the integrity of the experiments presented herein. Coarse dc offset adjustments prior to the digital HPFs are also implemented to avoid saturating the baseband circuitry. Close-in adjacent channel filtering is provided in the digital domain by a 25-tap root-raised cosine FIR filter running at 16.66 MHz.

V. ALTERNATE PATH BLOCK DESIGN

As mentioned in Section III-B, a useful metric for the design of the alternate path is its IER under peak blocking conditions, denoted $IER_{ALT,PK} = I_{ALT,PK}/E_{ALT,PK}$. Denoting the gain of the main path as G_{MAIN} and the gain of the alternate path from the IM3 term generator to the output of the adaptive equalizer as G_{ALT} , it can be seen that the adaptive equalizer forces $G_{MAIN}I_{MAIN,PK} = G_{ALT}I_{ALT,PK}$, with any discrepancy in this equality counting towards $IER_{ALT,PK}$. To obtain $EF_{RX,MAX}$, all error is referred to the output of the equalizer in (3)

$$EF_{RX,MAX}(dB) = 10 \log_{10} \left(\frac{E_{MAIN,PK}^2 G_{MAIN}^2 + E_{ALT,PK}^2 G_{ALT}^2}{G_{MAIN}^2 kTB} \right). \quad (3)$$

From the equality forced by the adaptive equalizer, substitution yields (4)

$$EF_{RX,MAX}(dB) = 10 \log_{10} \left(\frac{E_{MAIN,PK}^2}{kTB} \right) + 10 \log_{10} \left(1 + \frac{IER_{MAIN,PK}^2}{IER_{ALT,PK}^2} \right). \quad (4)$$

The second term in (4) represents the excess error figure due to the operation of the alternate path. Given the design numbers in Section III, $IER_{ALT,PK} > 31$ dB. For simplicity, this error requirement is split equally between the cubic term generator and the remainder of the alternate path, yielding $IER_{CUB,PK} > 34$ dB.

A. Cubic Term Generator

1) *Requirements of Cubic Term Generator:* As the cubic term generator is an unconventional block in a receiver, it is important to first determine its particular requirements prior to its design. Aside from that of IER mentioned above, the circuit must heavily attenuate the incoming desired signal (i.e., linear term feedthrough) with respect to the IM3 products. This is visually depicted at point 3 of Fig. 2, where the desired signal around the LO frequency is absent from the spectrum. The reason for this is that any desired signal at the reference input of the equalizer will be treated as error by the adaptive algorithm. As the algorithm




Fig. 9. Cubic term generator schematic.

functions so as to minimize mean squared error, it will attempt to strike a balance between eliminating the IM3 products and desired signal, reducing small signal gain, IM3 cancellation, or both.

The cubic term generator error that contributes to IER is composed of both thermal noise and other nonlinear terms. A reasonable design procedure is to ensure that the IER due to higher order harmonic products under peak blocking conditions is significantly larger than the IER requirement. This requirement can be verified in simulation with a harmonic balance simulation, varying the number of calculated harmonics in order to isolate the magnitude of higher-order terms that fall around the same frequency as the IM3 products.

2) *Prior Art in Cubic Term Generators:* Cubic term generators, or expansions thereof, have been used extensively in the literature for predistortion of nonlinear transmitter power amplifiers. Early circuits utilized the crossover distortion characteristic of back-to-back diodes [22], [23]. Subsequent developments in predistortion circuits often utilized networks of cascaded Gilbert cell mixers [24]–[26], while architectures explicitly utilizing the third-order Taylor series coefficient of the MOS transistor have been reported as well [27].

3) *Implementation of Cubic Term Generator:* The complete cubic term generator implemented for this work is shown in Fig. 9. As in [25], the cubing is broken up into two suboperations, a choice that potentially realizes an IM3-to-noise ratio (INR) benefit over architectures such as [27] in that the initial distortion products are only attenuated with respect to the noise of the distortion-producing devices as the square rather than the cube of the input signal. In this case, however, the initial operation is performed by a canonical MOS squaring circuit, located at the lower left of the schematic. This choice is made in order to avoid the generation of higher-order intermodulation products associated with the nonlinearity of the Gilbert cell current commuting devices. As the MOS squaring circuit produces a single ended output, it must be followed by an active balun to recast the signal differentially. One potential issue with




Fig. 10. Frequency domain depiction of proposed cubic term generator internal bandwidth limitation.

this scheme is that the squaring circuit directly passes common mode signal. If the balun negative terminal were grounded, the common mode signal would be recast differentially as well and would propagate through the remainder of the circuit. In order to provide some measure of common mode rejection, a dummy squaring circuit is added to the negative terminal of the balun. With the gate terminals of the dummy squaring circuit tied together, this circuit only passes common mode signal. Hence, the common mode signal is rejected by the CMRR of the balun and subsequent gain circuits.

The final multiplication of the cubic term generator is performed by a Gilbert cell multiplier. In this case, the nonlinearity of the current commuting devices can be improved at the expense of gain by increasing the multiplying device overdrive voltages. The lost gain can then be made up earlier in the circuit. The circuit as implemented is somewhat power-inefficient due to the voltage output at RF. This was done for testing purposes, but in a commercial implementation the IM3 reference signal would be passed to mixer switching pairs solely in the current mode.

Note that in this architecture, linear term rejection will be limited only by device mismatch and coupling. It is hence expected that this effect will be negligible. Furthermore, the circuit is verified in simulation to produce higher-order nonlinear terms at levels well below the required alternate path error floor for the two cases of when the nominally CW blocker from [5] is CW and amplitude-modulated with suppressed carrier.

4) *Bandlimited Nature of Cubic Term Generator*: The alternate path in this work needs to accurately reproduce only the subset of IM3 products that land around f_{LO} in the main path. It can be proven via trigonometric identities that in order to achieve this in the specified UMTS blocking condition, only the IM2 content around the two-tone beat frequency needs to be retained in the cubic term generator interstage circuitry, as depicted in Fig. 10. For UMTS, the beat frequency range is from 65–250 MHz, which is much less than the 4.15 GHz bandwidth required to retain all of the IM2 products generated by the initial squaring circuit. Similarly, in the more general case where IM3 products arise from three arbitrary bandpass blockers, only

signal content from around one of two relevant beat frequencies needs to be retained in order to reproduce the required IM3 products.

In this case, the bandwidth of the interstage circuitry can be reduced dramatically, allowing the designer to obtain large amounts of gain for relatively little power by taking advantage of the gain-bandwidth principle. Successfully exploiting this relationship reduces the effective noise contribution of the final Gilbert cell multiplier and subsequent alternate path circuitry.

Unlike multistage predistortion circuits such as [24]–[26], the receiver cubic term generator does not need to retain IM2 products around dc for general blocker signals once high-frequency IM2 products are removed. Filtering out IM2 products near dc increases the maximum total blocker signal magnitude for which the receiver cubic term generator meets IER requirements. This is especially true for standards such as UMTS Region 1 in which the two IM3 producing signals of interest have significantly different amplitudes. In this case, the total IM2 energy around dc is considerably larger than the IM2 energy around the beat frequency, and if left unattenuated would dictate the compression point of the interstage circuitry without contributing to IM3 products around f_{LO} .

B. Mixer and LO Buffer

The alternate path mixer and LO buffer are reduced versions of their counterparts in the main path. In this case, the “blockers” seen by the mixer are the undesired IM3 products as depicted at points 3 and 5 in Fig. 2. For the peak blocking condition, the power of these signals is on the same order of magnitude as that of the desired IM3 products. Hence, the linearity and noise requirements on these blocks are extremely trivial. Therefore, the IIP2-enhancing tuning inductor of the mixer is removed, while the gate capacitances of the switching devices are substantially reduced. A set of simple differential pair amplifiers is used for the LO buffering.

C. Analog Baseband Circuitry

The alternate path analog postfiltering consists of the first-order real pole at the output of the mixer and another first-order real pole embedded into an active-RC buffer, which drives an 8-bit pipelined ADC running at 16.66 MHz. As implemented on PCB, the analog portion of the alternate path baseband circuitry consumes less than 7.6 mA from a 2.7 V supply. This power could of course be reduced in a fully integrated design. The procedure used to set specifications on the alternate path baseband postfiltering is different from that of the main path in that the properties of the undesired “blocker” IM3 products in this case depend on those of the desired IM3 products. An algorithmic procedure that takes this relationship into account is thus required. Such a procedure shows that if the mixer output pole is at $f_{-3\text{ dB}} = 1.5$ MHz and the buffer pole is at $f_{-3\text{ dB}} < 8$ MHz, then the error due to unwanted aliased IM3 products is negligible with respect to the alternate path noise floor. More importantly, this procedure shows that if the system proposed in this paper were implemented monolithically with a sigma-delta ADC running at or around 50 MHz, then only the first-order pole at $f_{-3\text{ dB}} = 1.5$ MHz is required, greatly simplifying this portion of the receiver design.




Fig. 11. LMS concept and simulation: real LMS filter.

VI. DIGITAL EQUALIZATION

A. LMS-Based Adaptive Equalization

LMS-based adaptive equalizers are common choices for power-constrained applications due to their simplicity and robustness [28]. In this project, the NLMS algorithm is utilized, as its convergence speed is potentially superior to that of LMS [29]–[31]. The dynamics of the NLMS algorithm are also much less sensitive to the properties of the input signal than are those of LMS [28], [30], indicating more predictable behavior over a wide range of conditions. The concept behind LMS-based adaptive equalization is depicted in Fig. 11. Here, a time-varying FIR filter is utilized to modify a reference signal and to subtract it from an incoming signal corrupted by a version of the same reference signal. The taps of the FIR filter are adjusted based on the instantaneous correlation estimate between the equalizer output and the reference signal. That is, if there is any signal correlated with the reference signal in the equalizer output, each tap is adjusted on average in a direction so as to reduce the reference signal content in the output. If the equalizer is designed properly, the filter taps will converge close to a solution that yields the minimum mean squared output signal, but will exhibit a small excess error around that solution.

The operation of the two equalizers in their canonical complex form is described by (5), with bold symbols denoting column vector quantities and the italicized portions corresponding to the NLMS algorithm alone

$$\begin{aligned} e[n] &= m[n] - \mathbf{w}^H[n]\mathbf{a}[n]; \\ \mathbf{w}[n+1] &= \mathbf{w}[n] + \tilde{\mu}e[n]\mathbf{a}[n]; \\ \tilde{\mu} &= \frac{\mu}{\|\mathbf{a}[n]\|^2}. \end{aligned} \quad (5)$$

When expanded into a physical hardware implementation, (5) takes the form of (6)–(8)

$$\tilde{\mu} = \frac{\mu}{\|\mathbf{a}_I[n]\|^2 + \|\mathbf{a}_Q[n]\|^2} \quad (6)$$

$$\begin{aligned} e_I[n] &= m_I[n] - \mathbf{w}_I^T[n]\mathbf{a}_I[n] + \mathbf{w}_Q^T[n]\mathbf{a}_Q[n] \\ e_Q[n] &= m_Q[n] - \mathbf{w}_Q^T[n]\mathbf{a}_I[n] - \mathbf{w}_I^T[n]\mathbf{a}_Q[n] \end{aligned} \quad (7)$$

$$\begin{aligned} \mathbf{w}_I[n+1] &= \mathbf{w}_I[n] + \tilde{\mu}[e_I[n]\mathbf{a}_I[n] + e_Q[n]\mathbf{a}_Q[n]] \\ \mathbf{w}_Q[n+1] &= \mathbf{w}_Q[n] + \tilde{\mu}[e_Q[n]\mathbf{a}_I[n] - e_I[n]\mathbf{a}_Q[n]]. \end{aligned} \quad (8)$$




Fig. 12. Simulated phase response of cubic term generator with respect to two-tone beat frequency.

The complex form of this algorithm is required for alternate path distortion cancellation, as the phase relationship between the main and alternate path signals is not fixed. To see why, consider the phase of the IM3 term generator as a function of the blocker two-tone beat frequency as shown in Fig. 12. As the beat frequency changes, the adaptive filter must track the resultant rotational mismatch between the main and alternate paths. Note that for this reason the adaptive filter tap values can not be determined prior to the application of the IM3 producing blockers in such a way as to facilitate accelerated algorithm convergence.

B. Fixed Versus Adaptive Equalization

Adaptive equalization of a known path difference is computationally inefficient. The main reason for this is twofold. First, most analog path differences are IIR in nature, while adaptive equalization algorithms such as those in the LMS family are FIR in nature. Second, even if the path difference were FIR, the LMS adaptive equalizer requires two multipliers per filter tap, as opposed to just one for a fixed FIR filter. Hence, the known difference between the main and alternate path transfer functions is equalized by fixed real three-multiplier IIR filters, as shown in Fig. 4. The remaining path difference between the two paths is a complex dc gain and a small random mismatch in the baseband transfer function. This difference is broadband in the frequency domain and by the duality principle will correspond to a small number of taps required in the adaptive equalizer.




Fig. 13. Insufficiency of complex LMS/NLMS in presence of difference in alternate and main path I/Q phase mismatches.

C. Compensating for I-Q Mismatch in LMS-Based Adaptive Equalizers

As can be seen from a one-tap implementation of (6)–(8), for a solution to exist to the complex filter tap such that complete equalization is in theory achieved, the signals in the main and alternate paths must be related by a Givens rotation (9)

$$\begin{bmatrix} m_I[n] \\ m_Q[n] \end{bmatrix} = \begin{bmatrix} w_I[n] & -w_Q[n] \\ w_Q[n] & w_I[n] \end{bmatrix} \begin{bmatrix} a_I[n] \\ a_Q[n] \end{bmatrix}. \quad (9)$$

This is the case in Fig. 13(a) which shows a vector representation of IM3 products in the main and alternate paths. After the complex equalizer applies the proper Givens rotation to the alternate path signal, subtraction yields complete cancellation, as in Fig. 13(b). However, if as in Fig. 13(c) phase and rotational mismatch exist between the two paths, then clearly their respective signal vectors are not related by a Givens rotation. In this case, complete cancellation cannot be achieved, limiting the effective IER of the alternate path. Using minimum mean squared error analysis, it can be shown that the IER due to this effect depends on not only the phase mismatch within the main and alternate paths, denoted ϕ_M and ϕ_A respectively, but also on the effective rotational phase mismatch ϕ_R between the main and alternate paths. Note that the nonconstant phase response of the cubic term generator shown in Fig. 12 contributes to ϕ_R and hence this value experiences significant change not only




Fig. 14. Calculated IER versus rotational mismatch and I/Q phase mismatches.

over process and temperature variation, but also over different blocker conditions. The actual IER expression is given in (10) for phase mismatch only and in (11) when dc gain mismatch exists as well. In (11), M_I , M_Q , A_I , and A_Q denote the baseband equivalent dc gains of the main and alternate I and Q channels. Expression (10) is plotted in Fig. 14 for some representative values of the phase mismatches.

It is evident that even in the absence of I-Q gain mismatch, small phase mismatches can severely limit the performance of the adaptive equalization. In order to overcome this constraint, an additional degree of freedom must be added to the adaptive algorithm. In the context of the Givens rotation, this means that the relationship (9) should change to (12)

$$\begin{bmatrix} m_I[n] \\ m_Q[n] \end{bmatrix} = \begin{bmatrix} w_I[n] & x_I[n] \\ w_Q[n] & x_Q[n] \end{bmatrix} \begin{bmatrix} a_I[n] \\ a_Q[n] \end{bmatrix}. \quad (12)$$

In this case, the new algorithm error subtraction equations become (13)

$$\begin{aligned} e_I[n] &= m_I[n] - \mathbf{w}_I^T[n] \mathbf{a}_I[n] - \mathbf{x}_I^T[n] \mathbf{a}_Q[n]; \\ e_Q[n] &= m_Q[n] - \mathbf{w}_Q^T[n] \mathbf{a}_I[n] - \mathbf{x}_Q^T[n] \mathbf{a}_Q[n]. \end{aligned} \quad (13)$$

$$\text{IER}_{\text{ALT}}(\text{dB}) = -10 \log_{10} \left[1 - \cos^2 \left(\frac{1}{2}(\phi_A - \phi_M) \right) \cos^2(\phi_R) - \cos^2 \left(\frac{1}{2}(\phi_A + \phi_M) \right) \sin^2(\phi_R) \right]. \quad (10)$$

$$\begin{aligned} \text{IER}_{\text{ALT}}(\text{dB}) &= -10 \log_{10} \left[1 - \frac{((M_I A_I + M_Q A_Q) \cos(\frac{1}{2}(\phi_A - \phi_M)) \cos(\phi_R) + (M_I A_I - M_Q A_Q) \sin(\frac{1}{2}(\phi_A - \phi_M)) \sin(\phi_R))^2}{(A_I^2 + A_Q^2)(M_I^2 + M_Q^2)} \right. \\ &\quad \left. - \frac{((M_I A_Q + M_Q A_I) \cos(\frac{1}{2}(\phi_A + \phi_M)) \sin(\phi_R) + (M_I A_Q - M_Q A_I) \sin(\frac{1}{2}(\phi_A + \phi_M)) \cos(\phi_R))^2}{(A_I^2 + A_Q^2)(M_I^2 + M_Q^2)} \right] \end{aligned} \quad (11)$$




Fig. 15. Hardware implementation of complex NLMS algorithm. (a) Canonical. (b) Proposed architecture with enhanced degree of freedom.

Note that an equivalent solution to the I/Q mismatch problem in a complex adaptive equalizer was suggested in [32], [33]. Unlike [33], however, the equalizer tap update relations are developed in this work by viewing the complex LMS algorithm as a completely real implementation and by substituting the relations (14) into (5). It is then seen that (13) is satisfied and that (15)–(16) realize the tap update equations for the new algorithm

$$e[n] = \begin{bmatrix} e_I[n] \\ e_Q[n] \end{bmatrix}; \mathbf{a}[n] = \begin{bmatrix} \mathbf{a}_I[n] \\ \mathbf{a}_Q[n] \end{bmatrix};$$

$$m[n] = \begin{bmatrix} m_I[n] \\ m_Q[n] \end{bmatrix}; \mathbf{w}[n] = \begin{bmatrix} \mathbf{w}_I[n] & \mathbf{w}_Q[n] \\ \mathbf{x}_I[n] & \mathbf{x}_Q[n] \end{bmatrix}^T \quad (14)$$

$$\mathbf{w}_I[n+1] = \mathbf{w}_I[n] + \tilde{\mu} e_I[n] \mathbf{a}_I[n];$$

$$\mathbf{w}_Q[n+1] = \mathbf{w}_Q[n] + \tilde{\mu} e_Q[n] \mathbf{a}_I[n] \quad (15)$$

$$\mathbf{x}_I[n+1] = \mathbf{x}_I[n] + \tilde{\mu} e_I[n] \mathbf{a}_Q[n];$$

$$\mathbf{x}_Q[n+1] = \mathbf{x}_Q[n] + \tilde{\mu} e_Q[n] \mathbf{a}_Q[n]. \quad (16)$$

As the new algorithm was obtained from the original via a vector substitution process, it follows from the results in [34] that it is H^∞ optimal. This change is also efficient from a hardware perspective, as shown in Fig. 15. Both the original NLMS and enhanced-degree-of-freedom NLMS equalizers have the same number of multipliers, which dominate the power and area consumption of the digital implementation.

D. Hardware Implementation of Enhanced NLMS Equalizer

The implemented version of the adaptive equalizer is shown in Fig. 15(b). Two doubly complex filter taps were used to adjust

for a small path frequency response difference and for perturbations in the baseband group delay over variations in LO frequency. In practice these quantities will also vary with process and temperature. The division associated with the NLMS algorithm is log₂-quantized here, allowing the use of a simple barrel shifter as a divider [35].

VII. OPERATION OF ALTERNATE PATH IN NON-STATIC ENVIRONMENT

A. Criteria for Enabling/Disabling Alternate Path

In order to use the alternate path most efficiently, it must be powered on only when IM3 products corrupt the main path signal. Detecting this condition cannot be done with the use of a simple power detector at RF, as such a circuit cannot discriminate between single and multiple blockers. Using a power detector at main path baseband is similarly ineffective, as it cannot discriminate between large IM3 products and large desired signal.

A superior method of detecting a problematic blocking condition is to use a portion of the alternate path itself, as its baseband output power is proportional to the IM3 products corrupting the main path signal. For example, the RF front end portion of the alternate path can be powered on in the event that a problematic blocking condition is possible and its baseband output monitored by a simple power detector circuit. Once a given IM3 power threshold is exceeded, the rest of the alternate path is then enabled to perform IM3 cancellation.

The alternate path front end enable condition can be flagged by an additional power detection circuit at RF when blocker magnitudes exceed a certain threshold or, as in UMTS, when the TX output power is known to exceed a certain threshold. Based on measured results in this receiver, IM3 products large enough to corrupt the desired signal may arise when the TX output power is greater than +10 dBm. According to [36], in UMTS this condition occurs 30% of the time in a cell with radius of 1 km and 20 users. Thus, the time-averaged power consumption of the RF front-end portion of the alternate path would be reduced by this amount under these conditions. The time-averaged power consumption of the rest of the alternate path would be negligible, as its operation depends on the rare event when another blocker appears with the proper amplitude and frequency so as to cause IM3 products.

In any detection procedure such as this, the possibility of a false alarm and its effects on the system must be considered. If this were to occur with the system described in this paper, both main and alternate path inputs to the adaptive equalizer would consist of uncorrelated noise-like signals. Since there is no significant correlated data in the main and alternate paths, the equalizer taps will not converge but will exhibit a small variation around the zero value. This noisy signal then multiplies the thermal noise in the alternate path. Since both signals are small, the resultant noise signal added to the main path is very small, resulting in a negligible increase in the receiver noise figure.

Powering off the alternate path can be done with a modified SNR detection procedure within the adaptive equalizer. The IM3 content of the main path can be easily estimated by considering the total summed signal power at the output of the

equalizer taps. Comparing this quantity to the total power of the equalizer output yields an estimate of the desired signal to IM3 product ratio. When this ratio is high enough, the baseband portion of the alternate path can be turned off. Because this SNR estimate can fluctuate under fading conditions, a minimum on-time can be instituted for the alternate path baseband circuitry such that it does not toggle on and off repeatedly within a single blocking incident.

B. DC Offset Issues During Alternate Path Enabling and Solution

As is well-known, direct conversion receivers are susceptible to large dc offsets at baseband [16], [20]. This presents an issue with regards to the adaptive filter in that if both dc offset and IM3 signal are present on both main and alternate paths, the adaptive equalizer will attempt to equalize both signals. However, because the dc offset is large and uncorrelated with the path mismatch at dc, the optimal transfer function of the adaptive equalizer will have a large impulse at dc in the frequency domain. In the time domain, this corresponds to a very large number of adaptive filter taps, which will consume inordinate amounts of power and degrade the performance of the equalizer [28].

A common solution to the dc offset issue in UMTS receivers is to use high-pass filtering at baseband [7], [8], [37], with a cutoff frequency no greater than 10 kHz [37]. In this work, high-pass filtering at 10 kHz is performed in the digital domain for both main and alternate paths to remove the dc offset of the complete analog portion of the receiver, including the ADC. The problem with doing this in either domain, however, is that when the alternate path powers on, the dc offset of the mixer appears as a step to the alternate path high pass filter. Because the cutoff frequency of the HPF is low, the resultant step response takes 3–4 time constants to settle below the error floor, thus preventing convergence of the adaptive filter during this time. Another option is to adaptively remove dc offset as part of the equalizer algorithm [2], [38]. However, it can be shown that this technique effectively implements a high-pass filter and would have the same settling time issue.

The solution utilized in this work to remove this startup transient is to retain the high-pass filters mentioned earlier, but to also power on the alternate path baseband circuitry and measure the dc offset in the digital domain in the absence of IM3 products being passed through the alternate path. This measurement is then immediately subtracted from the incoming signal to remove the dc offset. Since the only signals present at this time are dc offset and a small amount of noise, these operations can be performed relatively quickly (a few microseconds) by a simple averaging circuit, permitting periodic dc offset measurements while the alternate path front end is enabled for IM3 product detection. The complete scheme is depicted in Fig. 16. DC offset correction can be performed in the main path as well, but was forgone in order to simplify the experiment.

C. Behavior of System in a Fading Environment

The adaptive equalizer in the architecture presented herein exists mainly to compensate for unknown circuit mismatches and the effective rotational phase difference between the main




Fig. 16. Alternate path dc offset correction procedure.




Fig. 17. Modified two tone test concept.

and alternate paths. However, the adaptive equalizer may also need to track slightly to compensate for changing blocker characteristics as a result of fading. Considering that most IM3-producing blockers for UMTS are clustered around 2 GHz, and assuming that the maximum speed of the mobile terminal is 250 km/h, the minimum coherence time of the blockers is about 400 μ s [39] (note: for this experiment $IL = 0$ dB, $G = 21.1$ dB). The adaptive equalizer needs to be able to converge faster than this amount in order to properly track the changing IM3 products, a requirement that is not difficult to meet.

VIII. EXPERIMENTAL RESULTS

A. Receiver IIP3 Measurement Results

Fig. 17 shows the concept behind the modified two-tone IIP3 test used to evaluate the IM3 equalization. The goal is to reproduce the TX leakage and CW blocker signals at the LNA input at several magnitudes (including the worst-case specified), at all 12 UMTS RX frequencies and to measure the output across the RX band in each instance. The TX signal model is a QPSK-modulated pseudorandom noise bit sequence (PN23) at 3.84 MSPPS that is upsampled, passed through the UMTS-specified channel filter, and upconverted to 1.98 GHz. The CW magnitude is fixed at 8 dB less than that of the TX. The resultant steady-state error over swept TX leakage magnitude for $f_{LO} = 2.1225$ GHz is shown in Fig. 18(a). Note that all plots shown and numbers reported depict the I/Q receiver channel with worst-case performance under worst-case specified blocking. The total input-referred error accounts for gain loss, thermal noise, and all IM products. Removing the effects of main path thermal noise and IM2 products yields a lumped input-referred error quantity consisting of all other error sources. From this quantity, which is treated as residual IM3 error, a slope-of-3 line is extrapolated from the worst-case input blocker magnitude to obtain an effective IIP3 metric. Other measurement results show that the corrected IIP3 performance is limited by higher-order distortion products in the main path. Note that 50 Ω kTB noise is removed from these plots and that the maximum total input-referred error in this regard, computed in Section III-B (−98.2 dB) under the




Fig. 18. Measured results of modified two tone test. (a) For proposed enhanced complex NLMS architecture. (b) For canonical complex NLMS architecture.




Fig. 19. Measured results of modified two tone testing which IM3 products contain squared TX leakage.

worst-case scenario of -26 dBm TX leakage, is met with 3 dB of margin when correction is applied. The contribution of the baseband circuitry to the uncorrected IIP3 has also been measured and found to be negligible.

In Fig. 18(b) are the results of this same test using the NLMS algorithm without the enhanced degree of freedom. A phase mismatch of about 3° in the main path along with mismatch in the baseband frequency responses are responsible for the higher input-referred IM3 products. This confirms experimentally that this design enhancement produces a noticeable performance improvement for this design.

Although the uncorrected IIP3 of the receiver happens to be sufficient to handle the scenario in which the CW blocker frequency is less than the TX frequency, the CW blocker amplitude was exaggerated far above specification in order to show that this case is covered by the proposed architecture as well. This case generates an IM3 product consisting of a frequency-translated version of the squared modulated TX signal in the main path. It is worthwhile to measure these results, as this condition is subject to an additional error term resulting from the bandlimited nature of the cubic term generator. Specifically, the alternate path output is not squared TX leakage but rather the modulated TX leakage multiplied by a delayed version of itself. The re-

sults of this test are shown in Fig. 19 for $f_{CW} = 1.8375$ GHz and $f_{LO} = 2.1225$ GHz and show similar correction ratios to those seen in Fig. 18(a).

The experiment performed for Fig. 18(a) is repeated across the UMTS RX band, with the results shown in Fig. 20. The TX frequency is kept at 1.98 GHz and the CW frequency adjusted so that the IM3 products land within the RX band. Convergence behavior of the adaptive equalizer is shown in Fig. 21 for the case where $f_{LO} = 2.1225$ GHz. It is seen that if dc offset correction is not applied prior to the enabling of the alternate path digital back end, the convergence time is dramatically extended, as expected. The frequency-domain measurement of the digital receiver output in the presence of a moderately large tonal desired signal is shown in Fig. 22 both with and without correction.

B. Receiver Sensitivity Measurement Results

The actual specification that must be met for UMTS is that of the sensitivity test, whose results are often predicted from input-referred error tests by the relations described in [7], [17], [39]. With $L_{DUP} = 1.8$ dB the receiver must achieve $BER = 10^{-3}$ for $DPCH_{Ec} = -118.8$ dBm at the LNA input under typical conditions and $DPCH_{Ec} = -115.8$ dBm




Fig. 20. Measured results of modified two tone test for -26 dBm TX leakage, -34 dBm CW blocker swept over LO frequency.




Fig. 21. Measured convergence behavior of adaptive equalization algorithm.




Fig. 22. Digital spectrum analyzer (Agilent 89601 VSA) measurements—Correction in presence of modulated IM3, tonal desired signal. (a) Full output spectrum. (b) Zoomed in.

under worst-case blocking. The results of such a test on the receiver described in this paper at $f_{LO} = 2.1225$ GHz with both I and Q channels active are shown in Fig. 23. The input used is a specification-equivalent UMTS 12.2 kbps downlink reference measurement channel [5], and the measurement results obtained are comparable to those presented in [7]. Each point in Fig. 23 represents the average of 4.88×10^5 bits (2000 data frames), which is sufficient to accurately resolve BER down to 10^{-4} [40]. The baseline sensitivity is -121.9 dBm, 0.5 dB greater than predicted by the measured

noise figure, with the discrepancy accounted for by unfiltered noise at frequencies greater than 1.92 MHz. The sensitivity of the receiver under worst-case blocking and correction is -119.5 dBm, 0.9 dB greater than predicted by total input-referred error, with 0.6 dB of this difference accounted for by noise at frequencies greater than 1.92 MHz. This shows that the total input-referred corrected error curve from Fig. 20 is an accurate predictor of the actual sensitivity performance. Without correction, sensitivity significantly exceeds specification at -98.8 dBm under blocking.




Fig. 23. Measured receiver DPCH SNR and BER under sensitivity, sensitivity/blocking/correction, and sensitivity/blocking/no correction, respectively.




Fig. 24. Measured INR performance of alternate path.

C. Alternate Path Measurement Results

The IM3-to-noise ratio (INR) performance of the alternate path for $f_{TX} < f_{CW}$ is measured up to the equalizer input and shown in Fig. 24. Performance under worst-case specified blocking conditions at $f_{LO} = 2.1225$ GHz is 31 dB. Additional measurements suggest that higher order distortion products lower IER from INR by less than 1 dB. Alternate path linear term feedthrough is also measured and referred to the main path input. The attenuation referred to the main path input is found to be greater than 46 dB over all LO frequencies, indicating that the effect of these terms in the equalization process is negligible.

D. Additional Measurement Results

The RF front end die photo is shown in Fig. 25. The performance summary for the system and front end is shown in Table II. Note that these and all other quoted results differ from those reported in [41] due to improvements made to the system to permit acceptable operation across the entire RX band. The new power consumption estimate of the alternate path digital back end circuitry was obtained from switching statistics of a gate-level Verilog simulation referencing a 90-nm CMOS process standard cell library.




Fig. 25. RF front end die photo.

IX. CONCLUSION

This paper has presented a receiver architecture that utilizes a nonlinear mixed-signal alternate feedforward receiver path extending into the RF domain, and shows that it dramatically improves the IIP3 performance of an integrated SAW-less UMTS receiver front end. An internally bandlimited RF cubic term generator was described and successfully implemented in order to provide a suitable reference signal for equalization. Implications regarding the design of the other alternate path circuitry, including the digital adaptive equalization, were also examined. Furthermore, a technique to deal with the interaction of dc offset and adaptive equalization while maintaining a relatively small convergence time is described and demonstrated. The excess power consumption drawn by the alternate receiver path is small over time-averaging, as it needs only to be fully enabled in the rare event that an IM3-producing blocking condition exists.

TABLE II
MEASURED PERFORMANCE SUMMARY

Parameter Measured At $f_{LO}=2.1225\text{GHz}$	Result
Active Analog Die Area	1.6mm x 1.5mm
Active Analog Die Alternate Path Area	0.5 mm x 0.4 mm
Analog Die Technology Node	130nm RF CMOS
Analog Die Supply Voltage	1.2V / 2.7V
Estimated Alternate Path Digital Die Area	0.42mm x 0.42mm
Digital Die Technology Node	90nm Bulk CMOS
Digital Die Supply Voltage	1.0V
Analog Die LNA+Main Path Current	28mA (1.2V)
Analog Die Alternate Path Current	6.7mA (1.2V)
Estimated Digital Alternate Path Current	5.6mA (1.0V)
Analog Die LNA + Main Path DC Voltage Gain	30.5dB
Complete LNA + Main Path DC Voltage Gain to ADC Input	70.2dB
Input Return Loss (S11) 2.11GHz-2.17GHz	<-13dB
IIP2 @ 1.98GHz	+58dBm
Uncorrected IIP3 @ 1.98GHz/2.05125GHz	-7.1dBm
Effective IIP3 @ 1.98GHz/2.05125GHz	+5.3dBm
ICP1 @ 1.98GHz	-19dBm
Analog Die LNA + Main Path NF	5.1dB
Complete LNA + Main Path NF	5.5dB
Baseline DPCH Sensitivity	-121.9dBm
DPCH Sensitivity Under Blocking/Correction Off	-98.8dBm
DPCH Sensitivity Under Blocking/Correction On	-119.5dBm
Baseband Signal Measurement Bandwidth	10kHz-1.92MHz

ACKNOWLEDGMENT

The authors would like to thank F. Bohn for the frequency divider IP and testing assistance from H. Mani and J. Yoo, all of Caltech. They would also like to thank Prof. A. Emami, Prof. B. Hassibi, Prof. V. Pedroni, H. Wang, Y. Wang, F. Bohn, S. Jeon, A. Babakhani, J. Chen, and M. Loh of Caltech, and S. Kousai of Toshiba for their help and advice.

REFERENCES

- [1] L. Yu and M. Snelgrove, "Signal processor for reducing undesirable signal content," U.S. Patent 6804359, Oct. 12, 2004.
- [2] M. Faulkner, "DC offset and IM2 removal in direct conversion receivers," *IEE Proc. Commun.*, vol. 149, pp. 179–184, Jun. 2002.
- [3] V. H. Estrick and R. T. Siddoway, "Receiver distortion circuit and method," U.S. Patent 5237332, Aug. 17, 1993.
- [4] M. Valkama, A. S. H. Ghadam, L. Antilla, and M. Renfors, "Advanced digital signal processing techniques for compensation of nonlinear distortion in wideband multicarrier radio receivers," *IEEE Trans. Microw. Theory Techn.*, vol. 54, no. 6, pp. 2356–2366, Jun. 2006.
- [5] UE Radio Transmission and Reception (FDD), Tech. Specification Group, "3GPP, (TSG) RAN WG4, TS 25.101, v8.1.0," Dec. 2007.
- [6] B. A. Floyd, S. K. Reynolds, T. Zwick, L. Khuon, T. Beukema, and U. R. Pfeiffer, "WCDMA direct-conversion receiver front-end comparison in RF-CMOS and SiGe BiCMOS," *IEEE Trans. Microw. Theory Techn.*, vol. 53, no. 4, pp. 1181–1188, Apr. 2002.
- [7] S. K. Reynolds, B. A. Floyd, T. J. Beukema, T. Zwick, and U. R. Pfeiffer, "Design and compliance testing of a SiGe WCDMA receiver IC with integrated analog baseband," *Proc. IEEE*, vol. 93, no. 9, pp. 1624–1636, Sep. 2005.
- [8] D. Kaczman, M. Shah, N. Godambe, M. Alam, H. Guimaraes, L. M. Han, M. Rachedine, D. L. Cashen, W. E. Getka, C. Dozier, W. P. Shepherd, and K. Couglar, "A single-chip tri-band (2100, 1900, 850/800 MHz) WCDMA/HSDPA cellular transceiver," *IEEE J. Solid-State Circuits*, vol. 41, no. 5, pp. 1122–1132, May 2006.
- [9] M. Tamura, T. Nakayama, Y. Hino, A. Yoshizawa, and K. Takagi, "A low voltage (1.8 V) operation triple band WCDMA transceiver IC," in *Proc. IEEE RFIC Symp.*, Jun. 2005, pp. 269–272.
- [10] N. K. Yanduru, D. Griffith, S. Bhagavatheeswaran, D. Griffith, S. Bhagavatheeswaran, C.-C. Chen, F. Dulger, S.-J. Fang, Y.-C. Ho, and K.-M. Low, "A WCDMA, GSM/GPRS/EDGE receiver front end without interstage SAW filter," in *Proc. IEEE RFIC Symp.*, Jun. 2006, pp. 19–22.
- [11] B. Tenbroek, J. Strange, D. Nalbantis, C. Jones, P. Fowers, S. Brett, C. Beghein, and F. Beffa, "Single-chip tri-band WCDMA/HSDPA transceiver without external SAW filters and with integrated TX power control," in *IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers*, Feb. 2008, pp. 202–203.
- [12] A. Safarian, A. Shamel, A. Rofougaran, M. Rofougaran, and F. de Flaviis, "Integrated blocker filtering RF front ends," in *IEEE RFIC Symp. Dig. Tech Papers*, Jun. 2007, pp. 13–16.
- [13] V. Aparin, G. J. Ballantyne, C. J. Persico, and A. Cicalini, "An integrated LMS adaptive filter of TX leakage for CDMA receiver front ends," *IEEE J. Solid-State Circuits*, vol. 41, no. 5, pp. 1171–1182, May 2006.
- [14] M. Brandolini, P. Rossi, D. Sanzogni, and F. Svelto, "A +78 dBm IIP2 CMOS direct downconversion mixer for fully integrated UMTS receivers," *IEEE J. Solid-State Circuits*, vol. 41, no. 3, pp. 552–559, Mar. 2006.
- [15] A. Liscidini, M. Brandolini, D. Sanzogni, and R. Castello, "A 0.13 mm CMOS front-end for DCS1800/UMTS/802.11b-g with multiband positive feedback low-noise amplifier," *IEEE J. Solid-State Circuits*, vol. 41, no. 4, pp. 981–989, Apr. 2006.
- [16] H. J. Bergveld, K. M. M. van Kaam, D. M. W. Leenaerts, K. J. P. Philips, A. W. P. Vaassen, and G. Wettker, "A low-power highly digitized receiver for 2.4-GHz-band GFSK applications," *IEEE Trans. Microw. Theory Techn.*, vol. 53, pp. 453–461, Feb. 2005.
- [17] B. J. Minnis and P. A. Moore, "A highly digitized multimode receiver architecture for 3G mobiles," *IEEE Trans. Veh. Technol.*, vol. 52, no. 5, pp. 637–653, May 2003.
- [18] muRata Corp., Data sheet, Part # DFYK61G95LBJCA [Online]. Available: <http://www.murata.com>,
- [19] A. Springer, L. Maurer, and R. Weigel, "RF system concepts for highly integrated RFICs for W-CDMA mobile radio terminals," *IEEE Trans. Microw. Theory Techn.*, vol. 50, no. 1, pp. 254–267, Jan. 2002.
- [20] B. Razavi, *RF Microelectronics*. Upper Saddle River, NJ: Prentice-Hall, 1998.
- [21] R. Magoon, A. Molnar, J. Zachan, G. Hatcher, and W. Rhee, "A single-chip quad-band (850/900/1800/1900 MHz) direct conversion GSM/GPRS RF transceiver with integrated VCOs and fractional-N synthesizer," *IEEE J. Solid-State Circuits*, vol. 37, no. 12, pp. 1710–1720, Dec. 2002.
- [22] T. Nojima and N. Konno, "Cuber predistortion linearizer for relay equipment in 800 MHz band land mobile telephone system," *IEEE Trans. Veh. Technol.*, vol. VT-34, no. 11, pp. 169–177, Nov. 1985.
- [23] N. Imai, T. Nojima, and T. Murase, "Novel linearizer using balanced circulators and its application to multilevel digital radio systems," *IEEE Trans. Microw. Theory Techn.*, vol. 37, no. 8, pp. 1237–1243, Aug. 1989.
- [24] E. Westesson and L. Sundstrom, "A complex polynomial predistorter chip in CMOS for baseband or IF linearization of RF power amplifiers," in *Proc. IEEE Int. Symp. Circuits Syst. (ISCAS)*, Jun. 1999, vol. 1, pp. 206–209.
- [25] T. Nesimoglu, C. N. Canagarajah, and J. P. McGeehan, "A broadband polynomial predistorter for reconfigurable radio," in *Proc. Veh. Technol. Conf.*, May 2001, vol. 3, pp. 1968–1972.
- [26] T. Rahkonen, O. Kursu, M. Riikola, J. Aikio, and T. Tuikkanen, "Performance of an integrated 2.1 GHz analog predistorter," in *Proc. Int. Workshop Integr. Nonlinear Microw. Millimeter-Wave Circuits*, Jan. 2006, pp. 34–37.
- [27] F. Shearer and L. MacEachern, "A precision CMOS analog cubing circuit," in *Proc. IEEE NEWCAS*, Jun. 2004, pp. 281–284.
- [28] S. Haykin, *Adaptive Filter Theory*. Upper Saddle River, NJ: Prentice-Hall, 2002, ch. 5.
- [29] M. Tarrab and A. Feuer, "Convergence and performance analysis of the normalized LMS algorithm with uncorrelated Gaussian data," *IEEE Trans. Inf. Theory*, vol. 34, no. 7, pp. 680–691, Jul. 1988.
- [30] D. T. M. Slock, "On the convergence behavior of the LMS and normalized LMS algorithms," *IEEE Trans. Signal Process.*, vol. 41, no. 9, pp. 2811–2825, Sep. 1993.
- [31] V. H. Nascimento, "A simple model for the effect of normalization on the convergence rate of adaptive filters," in *IEEE Int. Conf. Acoust., Speech, Signal Process. (ICASSP) Dig. Tech. Papers*, May 2004, vol. 2, pp. 453–6.
- [32] K. Gerlach, "The effect of I,Q mismatch errors on adaptive cancellation," *IEEE Trans. Aerosp. Electron. Syst.*, vol. 28, no. 3, pp. 729–740, Jul. 1992.
- [33] K. Gerlach and M. J. Steiner, "An adaptive matched filter that compensates for I, Q mismatch errors," *IEEE Trans. Signal Process.*, vol. 45, no. 12, pp. 3104–3107, Dec. 1997.

- [34] B. Hassibi, A. H. Sayed, and T. Kailath, "H[∞] optimality of the LMS algorithm," *IEEE Trans. Signal Process.*, vol. 44, no. 2, pp. 267–280, Feb. 1996.
- [35] H. Oba, M. Kim, and H. Arai, "FPGA implementation of LMS and N-LMS processor for adaptive array applications," in *Int. Symp. Intelligent Signal Process. Commun. (ISPACS) Dig. Tech. Papers*, Dec. 2006, pp. 485–488.
- [36] M. Schwab and P. Seidenberg, "Analysis of mobile-originated interference in coexisting UMTS networks," in *Proc. Veh. Technol. Conf.*, May 2002, vol. 4, pp. 1636–1639.
- [37] J. Rogin, I. Kouchev, G. Brenna, D. Tschopp, and Q. Huang, "A 1.5-V 45-mW direct-conversion WCDMA receiver IC in 0.13- μ m CMOS," *IEEE J. Solid-State Circuits*, vol. 38, no. 12, pp. 2239–2248, Dec. 2003.
- [38] L. Der and B. Razavi, "A 2-GHz CMOS image-reject receiver with LMS calibration," *IEEE J. Solid-State Circuits*, vol. 38, no. 2, pp. 167–175, Feb. 2003.
- [39] A. Springer and R. Weigel, *UMTS: The Physical Layer of the Universal Mobile Telecommunications System*. Berlin, Germany: Springer-Verlag, 2002, pp. 34–40.
- [40] M. Jeruchim, "Techniques for estimating the bit error rate in the simulation of digital communication systems," *IEEE J. Sel. Areas Commun.*, vol. SAC-2, no. 1, pp. 153–170, Jan. 1984.
- [41] E. Keehr and A. Hajimiri, "Equalization of IM3 products in wideband direct-conversion receivers," in *IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers*, Feb. 2008, pp. 204–205.



Edward A. Keehr (M'02–S'05) received the S.B. and M.Eng degrees in electrical engineering from the Massachusetts Institute of Technology (MIT), Cambridge, in 2001 and 2002, respectively. He is currently working towards the Ph.D. degree in electrical engineering with the Caltech High-Speed Integrated Circuits (CHIC) Group, California Institute of Technology (Caltech), Pasadena.

From 1999 to 2002, he held summer internships with QUALCOMM, Incorporated, San Diego, CA as part of the MIT VI-A internship program. From 2002

to 2005, he worked at QUALCOMM as a full-time Design Engineer specializing in analog and mixed-signal circuits. His current research interests include RF transceiver circuits and architectures.

Mr. Keehr was a recipient of an NDSEG Fellowship in 2005 and the Analog Devices Outstanding Student Designer Award in 2006. He is a member of Tau Beta Pi and Eta Kappa Nu.



Ali Hajimiri (M'99) received the B.S. degree in electronics engineering from the Sharif University of Technology, Tehran, Iran, in 1996, and the M.S. and Ph.D. degrees in electrical engineering from Stanford University, Stanford, CA, in 1998.

He was a Design Engineer with Philips Semiconductors, where he worked on a BiCMOS chipset for GSM and cellular units from 1993 to 1994. In 1995, he was with Sun Microsystems, where he worked on the UltraSPARC microprocessor's cache RAM design methodology. During the summer of 1997, he

was with Lucent Technologies–Bell Labs, Murray Hill, NJ, where he investigated low-phase-noise integrated oscillators. In 1998, he joined the Faculty of the California Institute of Technology, Pasadena, where he is a Professor of Electrical Engineering and the director of Microelectronics Laboratory. His research interests include high-speed and RF integrated circuits. He is the author of *The Design of Low Noise Oscillators* (Springer, 1999) and has authored and coauthored more than 100 refereed journal and conference technical articles. He holds more than 30 U.S. and European patents.

Dr. Hajimiri is a member of the Technical Program Committee of the International Solid-State Circuits Conference (ISSCC). He has also served as an Associate Editor of the IEEE JOURNAL OF SOLID-STATE CIRCUITS, an Associate Editor of IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS—PART II: EXPRESS BRIEFS, a member of the Technical Program Committees of the International Conference on Computer Aided Design (ICCAD), Guest Editor of the IEEE TRANSACTIONS ON MICROWAVE THEORY AND TECHNIQUES, and the Guest Editorial Board of *Transactions of Institute of Electronics, Information and Communication Engineers of Japan* (IEICE). He was selected to the top 100 innovators (TR100) list in 2004 and is a Fellow of Okawa Foundation. He is a Distinguished Lecturer of the IEEE Solid-State and Microwave Societies. He is the recipient of Caltech's Graduate Students Council Teaching and Mentoring award as well as Associated Students of Caltech Undergraduate Excellence in Teaching Award. He was the Gold medal winner of the National Physics Competition and the Bronze Medal winner of the 21st International Physics Olympiad, Groningen, Netherlands. He was a co-recipient of the IEEE JOURNAL OF SOLID-STATE CIRCUITS Best Paper Award of 2004, the International Solid-State Circuits Conference (ISSCC) Jack Kilby Outstanding Paper Award, two times co-recipient of CICC's best paper awards, and a three times winner of the IBM faculty partnership award as well as National Science Foundation CAREER Award. He is a cofounder of Axiom Microdevices Inc.