A 16 MHz BW 75 dB DR CT - ADC Compensated for More Than One Cycle Excess Loop Delay | IEEE Journals & Magazine | IEEE Xplore