Correction to "A 2 Gb/s Throughput CMOS Transceiver Chipset With In-Package Antenna for 60 GHz Short-Range Wireless Communication"

Toshiya Mitomo, Yukako Tsutsumi, Hiroaki Hoshino, Masahiro Hosoya, Tong Wang, Yuta Tsubouchi, Ryoichi Tachibana, Akihide Sai, Yuka Kobayashi, Daisuke Kurose, Tomohiko Ito, Koichiro Ban, Tomoya Tandai, and Takeshi Tomizawa

Manuscript received March 11, 2013; accepted March 11, 2013. Date of current version May 22, 2013.

T. Mitomo is with the Wireless System Laboratory Corporate Reserch and Development Center, Toshiba Corporation, Kawasaki 212-8582, Japan (e-mail: toshiya.mitomo@toshiba.co.jp).

Digital Object Identifier 10.1109/JSSC.2013.2253424

The authors made an error in Fig. 19 of [1]. The figure is the same as Fig. 13 by mistake. The correct figure is shown below. The authors apologize for any confusion.

REFERENCES

 T. Mitomo et al., "A 2 Gb/s throughput CMOS transceiver chipset with in-package antenna for 60 GHz short-range wireless communication," *IEEE J. Solid-State Circuits*, vol. 47, no. 12, pp. 3160–3171, Dec. 2012.



Fig. 19. Data rate/throughput measurement setup.