Layout Synthesis and Loop Parameter Optimization of a Low-Jitter All-Digital Pixel Clock Generator | IEEE Journals & Magazine | IEEE Xplore