A 4.2 mW 50 MS/s 13 bit CMOS SAR ADC With SNR and SFDR Enhancement Techniques | IEEE Journals & Magazine | IEEE Xplore