Design Techniques for a 60 Gb/s 173 mW Wireline Receiver Frontend in 65 nm CMOS Technology | IEEE Journals & Magazine | IEEE Xplore