Fractional-N DPLL-Based Low-Power Clocking Architecture for 1–14 Gb/s Multi-Standard Transmitter | IEEE Journals & Magazine | IEEE Xplore