

A 19.8-mW Eddy-Current Displacement Sensor Interface with Sub-Nanometer Resolution

Chaturvedi, Vikram; Vogel, Johan; Makinwa, Kofi A.A.; Nihtianov, Stoyan

10.1109/JSSC.2018.2832168

Publication date

Document Version Final published version

Published in IEEE Journal of Solid-State Circuits

Citation (APA)
Chaturvedi, V., Vogel, J., Makinwa, K. A. A., & Nihtianov, S. (2018). A 19.8-mW Eddy-Current Displacement Sensor Interface with Sub-Nanometer Resolution. *IEEE Journal of Solid-State Circuits*, *53*(8), 2273-2283. https://doi.org/10.1109/JSSC.2018.2832168

Important note

To cite this publication, please use the final published version (if applicable). Please check the document version above.

Other than for strictly personal use, it is not permitted to download, forward or distribute the text or part of it, without the consent of the author(s) and/or copyright holder(s), unless the work is under an open content license such as Creative Commons.

Takedown policy

Please contact us and provide details if you believe this document breaches copyrights. We will remove access to the work immediately and investigate your claim.

Green Open Access added to TU Delft Institutional Repository 'You share, we take care!' - Taverne project

https://www.openaccess.nl/en/you-share-we-take-care

Otherwise as indicated in the copyright section: the publisher is the copyright holder of this work and the author uses the Dutch legislation to make this work public.

A 19.8-mW Eddy-Current Displacement Sensor Interface With Sub-Nanometer Resolution

Vikram Chaturvedi[®], Member, IEEE, Johan G. Vogel[®], Member, IEEE, Kofi A. A. Makinwa[®], Fellow, IEEE, Stoyan Nihtianov[®], Senior Member, IEEE

Abstract—This paper presents an eddy-current sensor (ECS) interface intended for sub-nanometer (sub-nm) displacement sensing in hi-tech applications. The interface employs a 126-MHz excitation frequency to mitigate the skin effect, and achieve high resolution and stability. An efficient on-chip sensor offset compensation scheme is introduced which removes sensoroffset proportional to the standoff distance. To assist in the ratiometric suppression of noise and drift of the excitation oscillator, the ECS interface consists of a highly linear amplitude demodulation scheme that employs passive capacitors for voltageto-current (V2I) conversion. Using a printed circuit board-based pseudo-differential ECS, stability tests were performed which demonstrated a thermal drift of <7.3 nm/°C and long-term drift of only 29.5 nm over a period of 60 h. The interface achieves an effective noise floor of 13.4 pm/ $\sqrt{\text{Hz}}$ which corresponds to a displacement resolution of 0.6 nm in a 2-kHz noise bandwidth. The ECS interface is fabricated in TSMC 0.18-µm CMOS technology and dissipates only 19.8 mW from a 1.8-V supply.

Index Terms—Amplitude demodulation, chopping, displacement, eddy current, inductive, oscillation, sensor.

I. INTRODUCTION

S UB-NANOMETER (sub-nm) displacement sensing is one of the most important requirements in advanced metrology and high-tech industries, e.g., wafer scanners and relay mirror experiment (RME) [1]. Incremental sensors, such as linear encoders and interferometers, possess high resolution, and therefore, are frequently used in these applications. However, they are bulky and costly. Absolute sensors, such as capacitive and inductive sensors, can compete with the incremental sensors in these applications because the typical measurement range ($\Delta x_{\rm max}$) is small: in the order of few micrometers.

Capacitive sensors [2], [3], though compact with high resolution, require electrical access to the target, which is often an issue. They are also sensitive to environmental conditions such as humidity, dirt, and so on. Eddy-current sensors (ECSs), on the other hand, are immune to these disadvantages, but their stability is limited by the skin effect [4], [5]. Since

Manuscript received September 17, 2017; revised February 6, 2018; accepted April 18, 2018. Date of publication May 17, 2018; date of current version July 20, 2018. This paper was approved by Associate Editor Andrea Baschirotto. This work was supported by the Dutch Technology Foundation NWO. (Corresponding author: Vikram Chaturvedi.)

V. Chaturvedi is with Qorvo, 3511SB Utrecht, The Netherlands (e-mail: vikram.chaturvedi@gorvo.com).

J. G. Vogel, K. A. A. Makinwa, and S. Nihtianov are with the Electronic Instrumentation lab, EEMCS, Delft University of Technology, 2628CD Delft, The Netherlands.

Color versions of one or more of the figures in this paper are available online at http://ieeexplore.ieee.org.

Digital Object Identifier 10.1109/JSSC.2018.2832168




Fig. 1. Sub-nm ECS interface. (a) Readout chip integrated in the sensor probe. (b) Small x_{SO} improves sensitivity and sensor-to-offset ratio.

eddy current is induced deep within the target, the effective displacement sensed by an ECS is dependent on the skin depth $\delta \ (= 1/(\pi \, \mu \sigma f_{\rm exc})^{1/2})$, where μ is the magnetic permeability, σ is the electrical conductivity, and $f_{\rm exc}$ is the excitation frequency of the ECS. Hence, a change in skin depth can be taken as an apparent displacement. For instance, a temperature change of 1 °C in a copper target can cause displacement errors of ≈ 100 nm, when $f_{\rm exc}$ is 1 MHz. To attain sub-nm measurements, the temperature has to be controlled with an accuracy of 1 mK which is often not possible. A practical way to obviate this instability issue is to use a higher excitation frequency ($f_{\rm exc} > 100$ MHz) in the ECS interface [5]–[7].

However, it is not trivial to increase the excitation frequency in the present ECS interfaces. This is largely due to the: 1) use of large ECS coils ($L > \text{few}\mu\text{H}$); 2) large parasitic

0018-9200 © 2018 IEEE. Personal use is permitted, but republication/redistribution requires IEEE permission. See http://www.ieee.org/publications_standards/publications/rights/index.html for more information.




Fig. 2. Conceptual block diagram of the ECS interface.

inductance (L_{par}) of the cable between the ECS coil and readout circuitry; and 3) high power dissipation in the readout circuitry [8], [9]. Large ECS coils typically have a low stability and a low self-resonance frequency (SRF). The parasitic inductance L_{par} of the cable, between the ECS coil and the readout circuitry, degrades the sensitivity and exacerbates the dynamic range (DR) by adding offset inductance. Parasitic inductance also degrades the stability of the ECS interface. The readout circuitry is typically not monolithic and dissipates a large amount of power (>500 mW). This makes it difficult to remove the cable between the ECS coil and the readout circuitry because self-heating can cause large displacement errors due to thermal expansion [10]–[12].

A sub-nm ECS must use a stable flat sensing coil (with high SRF) in close proximity to the ECS interface, the power dissipation of which must then be low enough (<20~mW) to avoid self-heating and displacement errors due to thermal expansion. A monolithic solution for the readout circuitry is attractive for a compact ECS interface with low power dissipation. The conceptual diagram of such an ECS interface is shown in Fig. 1(a), where a power efficient monolithic readout interface is integrated into the sensor probe to obviate a large $L_{\rm par}$.

Mechanical assembly poses another challenge for ECSs [5]. Although sub-nm resolution must be achieved over a displacement range ($\Delta x_{\rm max}$) of only a few micrometers, the nominal standoff distance ($x_{\rm so}$) to the target is often a few hundreds of micrometers due to mechanical assembly tolerances. There are two issues with a large standoff distance: 1) low sensitivity due to non-linear characteristics of the sensor [Fig. 1(b)] which necessitates lower noise from the readout circuitry and 2) large sensor-offset ($\propto x_{\rm so}$) which exacerbates both the DR and non-linearity of the ECS interface. Thus, a smaller $x_{\rm so}$ is attractive as it improves the sensitivity and the signal-to-offset ratio of the system.

A conceptual block diagram of a pseudo-differential ECS interface is shown in Fig. 2 which performs three important functions: excitation, demodulation, and ratiometric readout. ECS coils, a sensor coil $L_{\rm sen}$ and a reference coil $L_{\rm ref}$, are excited by a high frequency excitation current $I_{\rm exc}$. This produces two voltages $V_{\rm sen}$ and $V_{\rm ref}$, the amplitudes of which are directly proportional to $L_{\rm sen}$ and $L_{\rm ref}$, respectively. Oscillator outputs are amplitude demodulated to generate baseband voltages, $V_{o,\rm sen}$ and $V_{o,\rm ref}$, using a synchronous clock ($f_{\rm mix} = f_{\rm exc}$). These voltages are digitized and their ratio is calculated

to compute $D_{\text{out}} = L_{\text{sen}}/L_{\text{ref}}$, which gives the measure of the displacement. The amplitude is chosen as the carrier of the displacement information due to higher sensitivity when compared to the frequency or losses in the *LC* resonator [13]–[15].

Self-oscillation is found to be a power-efficient way to generate I_{exc} and to excite ECS coils at a high f_{exc} [16]. However, noise and drift of the front-end excitation oscillator are important concerns. Ratiometric measurement helps in suppressing these because of their correlated multiplicative (CM) nature. However, the efficacy of this suppression is limited by the presence of any non-linearity, e.g., due to g_m stages, in the demodulator [4], [17]. It is also more difficult to attain high linearity (>70 dB total harmonic distortion) at a high f_{exc} . The non-linearity of the demodulator is further exacerbated due to the presence of large input offsets caused by a large x_{so} and L_{par} . To maintain the efficiency of the ratiometric measurements in suppressing the noise and drift of the excitation oscillator, linear amplitude demodulation and on-chip sensor offset compensation are indispensable.

In this paper, we present an ECS interface with displacement resolution of 0.6 nm in a 2-kHz noise bandwidth, with a power consumption of only 19.8 mW [18]. This is achieved by: 1) exciting ECS coils with a high $f_{\rm exc}$ (=126 MHz) to alleviate the performance degradation caused by the skin effect; 2) utilizing capacitors for voltage-to-current (V2I) conversion to obviate the use of non-linear g_m blocks in the demodulator and perform linear amplitude demodulation; and 3) introducing an on-chip sensor offset compensation scheme to remove the sensor-offset ($\propto x_{\rm so}$), without degrading the efficacy of the ratiometric suppression of the excitation oscillator's noise and drift.

This paper is organized as follows. Section II discusses the architecture of the ECS interface, along with the proposed sensor offset compensation scheme. Section III represents the circuit implementation of important blocks of the interface. Section IV discusses experimental results achieved from the ECS interface prototype. Section V summarizes the performance and concludes the paper.

II. ECS INTERFACE

A. Architecture Overview

Fig. 3 depicts the detailed system architecture of the ECS interface. The interface consists of two channels: a sensor channel and a reference channel. These process voltage amplitudes directly proportional to the sensor coil $L_{\rm sen}$ (= $L_{\rm so}$ \pm $\Delta L(x)$) and the reference coil $L_{\rm ref}$ (= $L_{\rm so}$), respectively, where $L_{\rm so}$ is the value of $L_{\rm ref}$ (and $L_{\rm sen}$) at the nominal standoff $x_{\rm so}$. The excitation of ECS coils is achieved with a pMOS-based self-oscillating front-end [16] which comprises of $L_{\rm ref}$, $L_{\rm sen}$ and a tank capacitance C. The excitation frequency generated by them is given as $f_{\rm exc} = 1/2\pi ((L_{\rm sen} + L_{\rm ref}) * C)^{1/2}$. The voltage swings of the excitation oscillator outputs $V_{\rm sen}$ and $V_{\rm ref}$ are controlled by a digitally programmable tail current source $I_{\rm ss,osc}$.

The excitation oscillator outputs $V_{\rm sen}$ and $V_{\rm ref}$ are converted into currents $I_{\rm sen}$ and $I_{\rm ref}$ using capacitors $C_{\rm in}$ and $C_{\rm ref}$. The




Fig. 3. Architecture of the ratiometric ECS interface with (a) excitation oscillator and (b) two channel amplitude demodulation.

low input impedance of the transimpedance amplifier (TIA) is exploited for this. A clock $f_{\rm mix}$ synchronous to $I_{\rm sen}$ and $I_{\rm ref}$ (but in quadrature to $V_{\rm sen}$ and $V_{\rm ref}$) is generated using a fast continuous-time comparator. Currents $I_{\rm sen}$ and $I_{\rm ref}$ are demodulated to zero intermediate frequency (IF) using passive current mixers $M_{\rm ix1}$ and $M_{\rm ix0}$ [19]. TIAs amplify and filter demodulated currents $I_{\rm mix1}$ and $I_{\rm mix0}$ to generate baseband voltages $V_{o,\rm sen}$ and $V_{o,\rm ref}$. These voltages are digitized and a ratiometric readout $D_{\rm out} = V_{o,\rm sen}/V_{o,\rm ref}$ is performed to suppress the drift and noise of the excitation oscillator.

B. Sensor Offset Compensation

As shown in Fig. 1(b), the maximum sensor inductance change $\Delta L_{\rm max}$ is usually a small fraction of the standoff inductance $L_{\rm so}$ ($\propto x_{\rm so}$). Hence, $I_{\rm sen}$ consists of a large signal proportional to $L_{\rm so}$ (and $x_{\rm so}$), along with the useful displacement information in $\Delta L(x)$. This offset signal degrades the linearity of the demodulator, and therefore, must be compensated for before being amplified.

The proposed ECS interface leverages the anti-phase relationship between the sensor and reference coil voltages for sensor offset compensation. To mitigate sensor offset, $V_{\rm ref}$ is used to generate a compensation current $I_{\rm soc}$ through capacitor $C_{\rm soc}$ (= $C_{\rm in}$). This current is added to $I_{\rm sen}$ at the input of $M_{\rm ix1}$. The TIA output $V_{o,\rm sen}$ then depends only on $\Delta L(x)$. The signal gain in the reference channel is scaled down by a factor β (= $\Delta x_{\rm max}/x_{\rm so}$) with $C_{\rm ref}=\beta*C_{\rm in}$ so that the reference channel output $V_{o,\rm ref}$ corresponds to only the maximum inductance change $\Delta L_{\rm max}$ and not $L_{\rm so}$. The modified ratiometric readout

 D_{out}^* is given by

$$D_{\text{out}}^* = \frac{V_{o,\text{sen}}}{V_{o,\text{ref}}} = \frac{|V_{\text{sen}}| - |V_{\text{ref}}|}{\beta \cdot |V_{\text{ref}}|} = \frac{\Delta L(x)}{\beta \cdot L_{\text{so}}} = \frac{\Delta x}{\Delta x_{\text{max}}}$$
(1)

where $V_{o,\text{sen}}$ and $V_{o,\text{ref}}$ are the output of the sensor and the reference channel, respectively, $|V_{\text{sen}}|$ and $|V_{\text{ref}}|$ are the amplitudes of the two outputs of the oscillator. Due to the proposed sensor offset compensation technique, the sensor channel output $V_{o,\text{sen}}$ is proportional to $|V_{\text{sen}}| - |V_{\text{ref}}|$, i.e., $\Delta L(x)$ and does not depend on the standoff inductance L_{so} .

The choice of using $V_{\rm ref}$ for the sensor offset compensation is important. Current $I_{\rm soc}$, generated from $V_{\rm ref}$ using capacitor $C_{\rm soc}$, contains all CM terms of the excitation oscillator, and hence, preserves the functionality of the ratiometric readout in suppressing them after sensor offset compensation. This would not be possible if the compensation current is not generated from the excitation oscillator itself. Fig. 4 depicts the working principle of the sensor channel, with sensor offset compensation, for the case $L_{\rm sen} > L_{\rm ref}$, i.e., when the target is farther from the nominal standoff position.

III. CIRCUIT IMPLEMENTATION

A. Front-End Excitation Oscillator

This section discusses the implementation of the excitation oscillator of the ECS interface. As shown in Fig. 5, a pMOS-based cross-coupled LC oscillator structure is employed. Off-chip ECS coils $L_{\rm sen}$ and $L_{\rm ref}$ form a resonator along with the on-chip capacitor C. The voltage swing can be calculated as

$$|V_i| = j \cdot 2\pi \cdot f_{\text{exc}} \cdot L_i \cdot I_{LC} \tag{2}$$




Fig. 4. Working principle of the sensor channel in the ECS interface.




Fig. 5. Self-oscillating front-end to excite ECS coils. (a) Excitation oscillator schematic. (b) Conceptual sensor structure.

where V_i is the excitation oscillator output voltage corresponding to the ECS coil L_i , $f_{\rm exc}$ is the excitation frequency generated by the LC resonator and I_{LC} is the resonance current flowing in the LC tank. I_{LC} can be derived from the excitation oscillator bias current $I_{\rm ss,osc}$, tank quality factor Q and switching efficiency η [20], [21]. The oscillator bias current $I_{\rm ss,osc}$ is digitally programmable to provide currents from 520 μ A to 2.16 mA. The tail current source is cascoded to prevent modulation due to oscillator output swing. One important point to note is that the effective oscillator amplitude noise also flows through both the ECS coils (like I_{LC}) and is suppressed with the ratiometric measurement [4].

Since ECS coils are off-chip, care must be taken to minimize various parasitic elements between coils and interface circuitry. Fig. 5(a) shows the important parasitic components, namely: electrostatic discharge (ESD), cell parasitic capacitance $C_{p,\rm esd}$, package pin parasitic capacitance $C_{p,\rm pin}$, bond-wire inductance L_b , and coil-to-pin interconnect parasitic inductance $L_{\rm ic}$. ESD cells with 1-KV human body model ESD protection and a small parasitic capacitance (\approx 100 fF) are chosen so that $C_{p,\rm esd}$ is much smaller than the tank capacitance C (\approx 8 pF). A QFN package with a small L_b (\approx 1.5 nH) and $C_{p,\rm pin}$ (\approx 0.3 pF) is used. The matching between two L_b s is attempted by connecting nodes $V_{\rm sen}$ and $V_{\rm ref}$ to pins of the package which are at same angles. One important concern is that L_b can make




Fig. 6. Architecture of the sensor channel demodulator.

a high-frequency parasitic resonance loop along with $C_{p,pin}$ and C. Then, the front-end can start to oscillate at a frequency which is independent of the sensor and reference coils. This is obviated by ensuring that the primary LC resonator has a higher Q than parasitic resonators. This also limits the lower bound of the excitation frequency [4].

Fig. 5(b) illustrates the conceptual structure of the sensor head. It consists of two coils L_{sen} and L_{ref} of identical geometry. The matching between the sensor and the reference coils is important for the efficacy of the sensor offset compensation technique. The coils are shielded from each other using a grounded middle layer to obviate mutual inductance. The thickness of the shield should be at least six times higher than the skin depth at the excitation frequency, to prevent interaction between the two coils. The nominal value of L_{ref} is achieved by positioning a fixed reference target at a nominal standoff x_{so} from the reference coil. The nominal standoff for the sensor coil is chosen to be same as x_{so} . This approach has three important advantages: 1) the nominal inductance of both the ECS coils is very close at $x = x_{so}$ which helps in accurate sensor offset compensation; 2) drift in ECS coils, e.g., due to thermal expansion, is suppressed by the ratiometric readout; and 3) the real reference quantity used in the system is the distance between the reference target and L_{ref} . This is attractive because we are sensing displacement and using the reference same as the measurand makes the system inherently more stable [22].

B. Amplitude Demodulation

This section discusses the implementation of the amplitude demodulation block in the ECS interface. Fig. 6 depicts the details of demodulator in the sensor channel. The demodulation in the reference channel is identical to that of the sensor channel, the only difference being $C_{\rm ref} = \beta * C_{\rm in}$. As explained in Section II, capacitor $C_{\rm in}$ (= 500 fF) is used to generate current $I_{\rm sen}$. Capacitor $C_{\rm soc}$ (= $C_{\rm in}$) generates $I_{\rm soc}$ from $V_{\rm ref}$ to compensate for the sensor offset. For this reason, $I_{\rm sen}$ and

 I_{soc} are added at the input of $M_{\text{ix}1}$ where the impedance is low around f_{exc} [19].

A synchronous clock $f_{\rm mix}$ (= $f_{\rm exc}$) is used for the amplitude demodulation. Direct down-conversion to zero IF is chosen to reduce the complexity of the demodulator. However, this puts additional constraints on the offset and flicker noise, which are dealt with in this paper by employing chopping at various levels [23]. Downconversion mixers and amplifiers in both TIAs are chopped to mitigate their low frequency errors. Unbalanced inputs to the demodulator causes common-mode signals at $2*f_{\rm exc}$ at the virtual ground of the TIA. Capacitor C_s provides low impedance and assists the TIA in suppressing this and higher harmonics of $f_{\rm exc}$.

1) Capacitors for V2I: As shown in Fig. 6, the demodulation scheme uses passive capacitors ($C_{\rm in}$ and $C_{\rm soc}$) as V2I blocks. The effective transconductance gain can be calculated as the product of transfer gain of the V2I block and the downconversion mixer, and is given by

$$G_{m,\text{eff}} = 2\pi \cdot f_{\text{exc}} \cdot C_{\text{in}} \cdot \frac{2}{\pi} = 4 \cdot f_{\text{exc}} \cdot C_{\text{in}}.$$
 (3)

With $f_{\rm exc}=126$ MHz and $C_{\rm in}=500$ fF, $G_{m,\rm eff}$ evaluates to 252 μ A/V. This is equivalent to a switched-capacitor resistor value of ≈ 4 k Ω . As an example, for $|V_{\rm sen}|=400$ mV and $\beta=0.1$, the maximum current ($\propto \Delta x_{\rm max}$) input to the TIA is calculated as 10 μ A. Hence, for $\Delta x_{\rm max}=10$ μ m and $\Delta x_{\rm min}=1$ nm, the minimum current to be detected by the TIA is 1 nA.

Employing capacitors as V2I has a number of advantages. First, it improves the linearity and reduces power consumption of the demodulator. Passive resistors [24] can also be employed for this purpose, however, they degrade the quality factor of the LC resonator. Another issue with using resistors is that the common-mode voltage of the excitation oscillator outputs is too low for the TIAs to function properly. Using capacitors as V2I also relaxes the mixer size due to the quadrature relationship between the switch resistance R_{sw} and capacitive reactance (Fig. 6). This helps in reducing the parasitic capacitance (C_p in Fig. 6) and improves noise performance of the demodulator. Capacitors also assist in increasing the excitation frequency as they present higher transconductance gain with frequency whereas more current and area has to be spent to improve the transconductance gain of g_m cells and resistors, respectively.

2) Downconversion Mixer: Current-driven passive mixers are attractive due their low flicker noise, and hence they are often employed for demodulation to zero IF [19], [25], [26]. The proposed sensor offset compensation scheme further reduces the mixer's noise contribution by removing the excess offset current flowing through them [27]. Due to the high frequency operation of downconversion mixers, the charge injection of mixers Mix_1 and Mix_0 can cause significant residual offset. This is mitigated by a nested-chopping scheme operating at $f_{mix}/4096$ [28], [29].

However, for mixers to work in current mode, the mixer switch resistance $R_{\rm sw}$ and TIA input impedance $(R_{\rm in,tia})$ should be much smaller than the capacitive impedance at $f_{\rm exc}$ $(R_{\rm sw}+R_{\rm in,tia}<<(1/j\cdot 2\pi\cdot f_{\rm exc}\cdot C_{\rm in}))$. A small $R_{\rm sw}$ can be achieved by increasing the size of switching transistors.

However, this causes an increase in the parasitic capacitance C_p which deteriorates the noise performance of the demodulator. Assuming the noise of the amplifier A_v is the dominant source, the noise figure (NF) of the demodulator can be evaluated as

$$NF = \frac{C_{in} + C_P}{C_{in}}.$$
 (4)

In this paper, mixers are sized to add the total parasitic capacitance C_p of only 50 fF which degrades noise of TIA by only 10%. Sensor offset compensation capacitor $C_{\rm soc}$ does affect the noise of the sensor channel TIA adversely, hence NF has a minimum value of 3 dB. As per simulations, the effective $R_{\rm sw}$ is 150 Ω (increased three times due to nested chopping) and the capacitive reactance at 126 MHz is \approx 2.5 k Ω . The quadrature relationship between these two impedances further helps in defining currents predominantly by the capacitance.

3) Transimpedance Amplifier: The TIA is one of the most important block in the proposed demodulation scheme. For capacitors to perform efficiently as V2I blocks, the TIA must present a low input impedance $R_{\rm in,tia}$ within the bandwidth of the input. The impedance transformation property of current-driven mixers shifts this low impedance to the input of mixers around $f_{\rm exc}$ [19]. The amplifier A_v must possess high gain at low frequency to achieve this. Also, the negative feedback in the TIA should still be present at $2*f_{\rm exc}$ because the input to the TIA consists predominantly of a baseband signal around dc and $2*f_{\rm exc}$ ($I_{\rm mix1}$ in Fig. 4). To ensure the proper functioning of capacitors as V2I, A_v is designed for a >110 dB dc gain and a >1 GHz unity gain frequency f_u ($\approx 8*f_{\rm mix}$).

The schematic of the amplifier A_v is shown in Fig. 7. The amplifier consists of a two-stage Miller-compensated amplifier. The first stage is a telescopic amplifier and the second stage A_{v2} is a common-source (CS) stage. To achieve high dc gain without deteriorating high-frequency behavior of the amplifier, gain boosting is employed in the telescopic amplifier [30]-[32]. Auxiliary (gain boosting) amplifiers, for both pMOS and nMOS cascodes, are also realized as two-stage amplifiers to achieve sufficient gain. Auxiliary amplifiers consist of a folded cascode amplifier followed by a CS amplifier, and they are Miller-compensated. Although the use of a differential signal path reduces charge injection errors, unbalanced inputs to the TIA lead to common-mode signals at $2 * f_{mix}$. These are suppressed by common-mode feedback (CMFB) circuitry and capacitor C_s . Two auxiliary amplifiers and the main amplifier have their own CMFB control.

The noise of the amplifier A_v is the dominant source in the demodulator. The input-referred noise $v_{n,\rm in}$ required from the amplifier in the TIA can be evaluated as

$$v_{n,\text{in}} \le \Delta v_{\text{sen,min}} \cdot \text{NF}$$
 (5)

where $\Delta v_{\rm sen,min}$ is the minimum detectable change in the amplitude of $V_{\rm sen}$. For $|V_{\rm sen}|=400{\rm mV}$, $x_{\rm so}=100~\mu{\rm m}$ and $\Delta x_{\rm min}=1~{\rm nm}$, $\Delta v_{\rm sen,min}$ is 4 $\mu{\rm V}$. Hence, $v_{n,\rm in}<2~\mu{\rm V}$ is required from the amplifier in the TIA, for NF = 3 dB. For a bandwidth of 2 kHz, the amplifier A_v should possess an effective input thermal noise floor smaller than 45 nV/ $\sqrt{{\rm Hz}}$.

Low-frequency errors of the amplifier are very important for the zero IF demodulation scheme. We have mitigated them




Fig. 7. Schematic of the amplifier A_{v} used to realize TIAs. Two-stage chopped auxiliary amplifiers are used for gain boosting.

using the chopping technique in this paper. As shown in Fig. 7, both the amplifier A_{ν} and auxiliary amplifiers are chopped to mitigate their offset and low frequency noise. Choppers are always placed at low impedance nodes to reduce their residual offsets, caused by self-mixing. PSS simulations show that the amplifier achieves a 113-dB dc gain over a 3-dB bandwidth \approx 4 kHz. The amplifier is not unity gain compensated.

C. Quadrature Clock Generation

This section illustrates the implementation of the quadrature clock comparator needed for the generation of the clock which has a $\pi/2$ rad phase lead compared to the excitation oscillator outputs. The design of a comparator, that is fast enough, is very important because any excess phase difference over $\pi/2$ rad attenuates the effective input signal to the TIA and degrades the input SNR to the TIA. This attenuation is proportional to $\cos(\Delta\phi)$, where $\Delta\phi$ is the phase difference between the ideal quadrature clock phase and the phase of the comparator output. As an example, at $f_{\rm exc}=200$ MHz, a 500-ps excess delay translates to $\Delta\phi=36$ °C causing the signal to be attenuated by 20%. For this reason, a fast continuous-time comparator has been designed.

Fig. 8 shows the schematic of the continuous-time comparator designed for the interface. The comparator consists of three stages: 1) quadrature generation stage; 2) self-biased preamplifier; and 3) regenerative latch. The quadrature generation stage provides a low input impedance so that capacitors $C_{\rm comp}$ (= 200 fF) generate currents proportional to input voltages $V_{\rm sen}$ and $V_{\rm ref}$. These currents, in quadrature to the excitation oscillator voltages, are converted into voltages $V_{\rm op1}$ and $V_{\rm om1}$ at low impedance nodes, resulting in smaller delay at the expense of a low voltage gain. The self-biased preamplifier stage [33] amplifies the output of the first stage and also sets the optimum amplifier-to-latch transfer point which desensitizes the effect of process-voltage-temperature variations on the comparator delay [34]. This is important for minimizing the delay due




Fig. 8. Continuous-time comparator to generate clock in quadrature to excitation oscillator's outputs.

to the regeneration stage. At $f_{\rm exc}=126$ MHz, ≈ 0.4 -ns delay of the comparator causes $\approx 5\%$ signal attenuation.

IV. EXPERIMENTAL RESULTS

To evaluate the usefulness of proposed concepts in precision displacement sensing, a microchip was fabricated. As shown in Fig. 9, the ECS interface occupies only 1.18 mm² in TSMC 0.18- μ m CMOS technology. The interface consumes 11 mA from a 1.8-V supply, which includes 2.2 mA consumed by two on-chip unity gain output buffers used to drive an




Fig. 9. Chip micrograph of the ECS interface.

off-chip analog-to-digital converter (ADC). The analog output of the chip is digitized using an evaluation board of the 24-bit $\Sigma \Delta ADC AD7779$.

A. PCB-Based ECS


A printed circuit board (PCB)-based sensor was used to evaluate the performance of the microchip and its usefulness in sensing displacement. Fig. 10(a) depicts the structure of the PCB-based sensor. It consists of two flat coils, of identical geometry, implemented in the top and bottom layer of a custom four-layer PCB. Each coil consists of four, 35 μ m thick, turns with a 200 μ m pitch and an 8 mm outer diameter. The coils are shielded from each other by two ground planes to prevent mutual inductance. Their distance to the moving sensor target and fixed reference target is established by a number of precision 10- μ m stainless-steel spacers. Spacers are positioned 3 mm away from the coils so as not to affect the sensitivity of coils.

Fig. 10(b) illustrates the custom PCB designed for the characterization of the ECS interface. Nylon nuts and bolts are used to position sensor and reference targets with the help of stainless steel spacers with high stiffness. With a copper target and nominal standoff $x_{so} = 105 \ \mu m$ (14 spacers minus coil thickness of 35 μ m), the effective standoff inductance L_{so} is found to be ≈ 100 nH (including $L_{ic} \approx 20$ nH) using an impedance analyzer. The coil used for the characterization of the ECS interface is similar to coil 3, annotated in Fig. 10(b) (but underneath the copper target in the figure).

B. Transfer Characteristic

Fig. 11 shows the measured transfer characteristic obtained using the ECS interface and the PCB-based sensor, where $D_{\rm out} = V_{o,\rm sen}/V_{o,\rm ref} = \Delta x/\Delta x_{\rm max} \approx \Delta L(x)/(\beta*L_{\rm ref})$ (1). To introduce a displacement Δx , the number of spacers between the sensor target and the sensor coil is varied. This introduces an effective displacement of 10 μ m with each spacer, around nominal standoff $x_{\rm so} = 105~\mu$ m (Figs. 5 and 10). The distance between the reference coil and reference target is kept fixed at 105 μ m.

The transfer characteristics is evaluated at three different values of $I_{\rm ss,osc}$, 1.2 mA, 1.52 mA, and 1.84 mA, to evaluate the effectiveness of the ratiometric principle in suppressing the






Fig. 10. PCB-based ECS. (a) Conceptual sensor structure. (b) Customized PCB with copper target.

effect of the oscillator bias current ($I_{\rm ss,osc}$). Output $V_{o,\rm sen}$ has a higher slope at higher $I_{\rm ss,osc}$ due to higher gain. Three $V_{o,\rm sen}$ curves meet at a single point where $L_{\rm sen} = L_{\rm ref}$. The variation in $V_{o,\rm ref}$ is dominated by the improvement in the quality factor of the sensor coil, in spite of a decrease in $f_{\rm exc}$, with higher $x_{\rm so}$. The ratiometric readout $D_{\rm out}$ (1) is well matched for three values of $I_{\rm ss,osc}$.

The presence of the null in $D_{\rm out}$ around the nominal $x_{\rm so}=105~\mu{\rm m}$ shows that the sensor offset is indeed compensated by the ECS interface. The deviation of zero crossing from $x_{\rm so}=105~\mu{\rm m}$ is due to a small mismatch ($\approx 3~{\rm nH}$) between $L_{\rm sen}$ and $L_{\rm ref}$, caused primarily by the difference in parasitic inductances. The maximum displacement range $\Delta x_{\rm max}$ was found to be $10~\mu{\rm m}$ which matches closely to $\beta*x_{\rm so}$, with $\beta=0.1$ and $x_{\rm so}=105~\mu{\rm m}$. The limited output voltage range of the TIA manifests itself as the saturation of $D_{\rm out}$ at larger displacements. The ratiometric readout $D_{\rm out}$ for higher ($I_{\rm ss,osc}$) saturates at smaller standoffs due to larger signal swing from the excitation oscillator.




Fig. 11. Measured transfer characteristics at different values of $I_{SS,OSC}$. The effective displacement is standoff distance minus nominal standoff (=105 μ m).

Due to pseudo-differential structure of the sensor, the excitation frequency $f_{\rm exc}$ also undergoes change with the displacement. An excitation frequency deviation of $\Delta f_{\rm exc}=1.3$ MHz, around $f_{\rm exc}=126$ MHz, for a displacement change of $\Delta x_{\rm max}=10~\mu{\rm m}$ was noticed. This confirms that the frequency output in the ECS is indeed less sensitive when compared to the output amplitude $(\Delta f_{\rm exc}/f_{\rm exc}\approx1\%)$.

C. Noise Characterization

To evaluate the noise performance of the ECS interface, fast Fourier transform (FFT) was used. Measured 2¹⁷ point FFTs of two output voltages and D_{out} are shown in Fig. 12, with $\Delta x_{\rm max} = 10 \ \mu {\rm m}$ (standoff distance =115 $\mu {\rm m}$). The noise spectrum in two output voltages was found to be dominated by the oscillator amplitude noise. The suppression of the lowfrequency amplitude noise of the excitation oscillator, due to ratiometric readout D_{out} , is clearly noticeable. The spectral shaping is primarily due to the decimation filter of the offchip $\Sigma \Delta$ ADC. Low frequency noise was found be dominated by residual flicker noise from the tail current source of the excitation oscillator. In a 2-kHz noise bandwidth, the calculated SNR was found to be 86.6 dB, which corresponds to a resolution of 14.1 bits over Δx_{max} (=10 μ m). This corresponds to a displacement resolution of 0.6 nm and effective noise floor of 13.4 pm/ $\sqrt{\text{Hz}}$. For coil inductance = 100 nH, this corresponds to an inductance resolution of 0.58 pH. The signal bandwidth could not be directly measured because of practical difficulty of introducing μ m range single-tone vibration into the sensor target. However, the signal bandwidth in the ECS interface is limited by the bandwidth of the amplifier A_v used in the TIA. Parasitic extracted PSS simulations reveal that the amplifier A_v has 3-dB bandwidth of ≈ 4 kHz.

Another experiment was also performed to evaluate the suppression efficacy of the ratiometric measurement. A 2-kHz




Fig. 12. Measured spectrum of the output voltages and D_{out} .

frequency component was introduced in the oscillator bias current by switching ON and OFF 80 μ A in parallel to a fixed current of 1.12 mA. The output spectrum of output voltages and $D_{\rm out}$ is shown in Fig. 13. It can be noted that the signal tone at 2 kHz is suppressed by 34 dB by the ratiometric measurement. This shows that the ratiometric measurement suppresses variation in $I_{\rm ss,osc}$, which is instrumental in improving the noise and drift performance of the ECS interface. A 34-dB suppression also endorses the high linearity of the demodulators, when compared to [4] which achieved \approx 24 dB of ratiometric suppression. A higher noise floor is also noticed in the spectrum which we feel is due to the inter-modulation effect of the switched-current source.

Using an low noise amplifier (SR560) and a low-noise spectrum analyzer (HP4395A), the output noise floor of the reference channel is found to be 136 nV/Hz. This would translate into a 92.9-dB SNR, if all of oscillator's amplitude noise was suppressed by the ratiometric readout. In practice, it is slightly less because of the finite input impedance of the demodulator which allows some of oscillator's amplitude




Fig. 13. Suppression of a 2-kHz tone in oscillator bias current by ratiometric measurement.



Fig. 14. Test setup for stability characterization of the ECS interface.

noise to escape from the LC tank. This illustrates an important tradeoff when using capacitors as V2I instead of a g_m block.

D. Stability Characterization

Stability tests were performed on the ECS interface using the climate chamber ACS DY110C. The temperature and humidity were controlled using the software LabVIEW. As shown in Fig. 14, the PCB-based ECS and the readout interface were placed inside a thick Aluminum box to ensure a highly stable environment. During the experiment, a high precision temperature sensor Pt100 was used to find the exact temperature of the PCB-based ECS inside the Aluminum box (Fig. 10). The Aluminum box, with the ECS and interface inside, was placed in the climate chamber, and precautions were taken to isolate mechanical vibrations of the climate chamber from coupling to the sensor.

For thermal stability characterization, humidity was kept fixed at 40% and temperature was stepped from 20 °C to 40 °C, in steps of 5 °C, and then back to understand the hysteresis effects. Fig. 15 shows the drift in $D_{\rm out}$ caused by the change in temperature. A temperature change of 17.14 °C caused an effective displacement error of 124 nm ($\Delta x = \Delta D_{\rm out} *\Delta x_{\rm max}$), which corresponds to a thermal drift of 7.24 nm/°C. This amount of thermal drift is very low because various applications requiring such a high displacement resolution have very well-controlled environments ($\Delta T < 10$ –20 mK). The difference in plots for the two directions of the temperature change is attributed to the long-term drift (the experiment took \approx 22 h to complete).

For long-term stability, temperature, and humidity of the climate chamber were kept fixed at 25 °C and 40%,




Fig. 15. Thermal stability characterization of the ECS interface.




Fig. 16. Long-term stability characterization of the ECS interface.

respectively. The experiment was carried out for 60 h, during which data was captured once every 5 min for a duration of 1 s. Fig. 16 shows the effect of long-term drift on $D_{\rm out}$. After the first-order fit, the effective drift was calculated as \approx 29.5 nm over 60 h. The deviation from the linear behavior is attributed to mechanical vibrations of the climate chamber which were not attenuated enough by the vibration isolator. High precision applications such as wafer scanners are frequently calibrated between each run (<2 min). Hence, a long-term drift of 29.5 nm over 60 h is quite benevolent.

E. Performance Comparison

Table I summarizes the performance of the ECS interface and compares it to the state of the art from both academia and industry. The presented ECS interface achieves 0.6 nm in a 2-kHz noise bandwidth. This is at least $30\times$ better than [9]. Despite a higher $f_{\rm exc}$, better resolution and implementation in a sub-micrometer CMOS process, the interface dissipates similar power [4], [7]. Thermal drift is found to at least one order better than the previous state of the art [4]. Furthermore, it achieves an inductance resolution of 0.58 pH which outperforms that of precision LCR meters.

To compare the power efficiency of ECS interfaces, a figure-of-merit (FoM $_{ECS}$) was introduced in [4]

$$FoM_{ECS} = \frac{P}{BW \cdot 2^{ENOB}} \cdot \frac{1}{f_{exc}}$$
 (6)

where P is the power consumption, BW is the measurement bandwidth, ENOB is the effective resolution of the interface (in bits), and $f_{\rm exc}$ is the excitation

	This work	[4]	[8]#	[7]	[9]#	[35]
Standoff Distance	$105~\mu m$	3 mm	1 mm	3 mm	2.286 mm	3 mm
Excitation Frequency (MHz)	126	20	-	15	-	0.3125
Resolution (nm)	0.6	65	60	135	21	2930
Noise Bandwidth (kHz)	2	1	0.52	1	1	10
Inductance Resolution (pH)	0.58	1.5	-	3.8	-	-
Thermal Stability $(nm/^{\circ}C)$	8	90	few 1000s	-	few 1000s	-
Power Consumption (mW) ^{\$}	19.8	18	≈ 750	18*	$\approx 700^*$	7.3
Technology	$0.18~\mu m$	$0.35~\mu m$	-	$0.35~\mu m$	-	$0.6~\mu m$
	CMOS	BICMOS		BICMOS		CMOS
FoM_{ECS} (aJ/Hz)	4.73	19.4	-	55.5	-	220

TABLE I $\label{table interpolation} Performance Summary and Comparison With the State of the Art$

high precision ECS products available in the market.

frequency of the ECS interface. The presented ECS interface is at least four times better than the state of the art, when it comes to power efficiency.

V. CONCLUSION

An ECS interface for sub-nm displacement sensing is presented. The degradation of the stability due to the skin effect is mitigated using a high excitation frequency (>100 MHz). A small standoff distance, along with integrated read-out circuitry in close proximity to the ECS coils, is employed to improve the sensitivity of the system. Ratiometric measurement is found to be instrumental in suppressing the noise and drift of the excitation oscillator. To assist this ratiometric suppression, a highly linear amplitude demodulation scheme is realized using a passive (capacitive) V2I conversion approach. Sensor offset compensation is found to be helpful in obviating the detrimental effect of sensor offset on the linearity of the interface, particularly demodulator blocks.

At a nominal standoff of 105 μ m, the ECS interface achieved a displacement resolution of 0.6 nm (in 2-kHz noise bandwidth) within a 10- μ m displacement range. The thermal drift was found to be <7.3 nm/°C, in the range of 20 °C to 40 °C. A 60-h long-term stability experiment showed a drift of only 29.5 nm. What is more, all of this is achieved by consuming only 11 mA from a 1.8-V supply. By increasing $f_{\rm exc}$, reducing the standoff distance and compensating sensor-offset, this is the only ECS interface to achieve the sub-nm displacement resolution.

ACKNOWLEDGMENT

The authors would like to thank Prof. J. Huijsing, Z.-Y. Chang, L. Pakula, and H. Jiang for their help at various stages of this project. They would also like to thank ASML, MicroEpsilon, and Catena Microelectronics for useful technical discussions.

REFERENCES

 J. D. Mansell, "Beam shaping for relay mirrors," Proc. SPIE, Laser Beam Shaping VII, vol. 6290, p. 62900K, Sep. 2006.

- [2] S. Xia, K. Makinwa, and S. Nihtianov, "A capacitance-to-digital converter for displacement sensing with 17b resolution and 20 μs conversion time," in *IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers*, Feb. 2012, pp. 198–200.
- [3] S. Xia and S. Nihtianov, "Power-efficient high-speed and high-resolution capacitive-sensor interface for subnanometer displacement measurements," *IEEE Trans. Instrum. Meas.*, vol. 61, no. 5, pp. 1315–1322, May 2012.
- [4] M. R. Nabavi, M. A. P. Pertijs, and S. Nihtianov, "An interface for eddy-current displacement sensors with 15-bit resolution and 20 MHz excitation," *IEEE J. Solid-State Circuits*, vol. 48, no. 11, pp. 2868–2881, Nov. 2013.
- [5] S. Nihtianov, "Measuring in the subnanometer range: Capacitive and eddy current nanodisplacement sensors," *IEEE Ind. Electron. Mag.*, vol. 8, no. 1, pp. 6–15, Mar. 2014.
- [6] M. R. Nabavi, "Low-power high-performance integrated interface for eddy-current displacement sensors," Ph.D. dissertation, Dept. Microelectron., Delft Univ. Technol., Delft, The Netherlands, Dec. 2011.
- [7] A. Fekri, M. Nabavi, N. Radeljić-Jakić, Z.-Y. Chang, M. Pertijs, and S. Nihtianov, "An eddy-current displacement-to-digital converter based on a ratio-metric delta-sigma ADC," in *Proc. 40th Eur. Solid State Circuits Conf. (ESSCIRC)*, Sep. 2014, pp. 403–406.
- [8] Baumer IPRM 12I9506/S14—High Precision Analog Sensors. Accessed: Sep. 2016. [Online]. Available: http://www.baumer.com/nl-en/
- [9] Blueline SFQ 600 Fine Position Sensor. Accessed: Sep. 2016. [Online]. Available: http://www.bluelineengineering.com/
- [10] M. R. Nabavi and S. Nihtianov, "Eddy-current sensor interface for advanced industrial applications," *IEEE Trans. Ind. Electron.*, vol. 58, no. 9, pp. 4414–4423, Sep. 2011.
- [11] D. Vyroubal, "Eddy-current displacement transducer with extended linear range and automatic tuning," *IEEE Trans. Instrum. Meas.*, vol. 58, no. 9, pp. 3221–3231, Sep. 2009.
- [12] J. Fang and T. Wen, "A wide linear range eddy current displacement sensor equipped with dual-coil probe applied in the magnetic suspension flywheel," *Sensors*, vol. 12, no. 8, p. 10693–10706, 2012.
- [13] LDC2114 Inductance to Digital Converter Data Sheets, Dallas, TX, USA. Accessed: Sep. 2016. [Online]. Available: http://www.ti.com
- [14] LDC1000 Inductance to Digital Converter Data Sheets, Dallas, TX, USA. Accessed: Sep. 2016. [Online]. Available: http://www.ti.com
- [15] V. Chaturvedi, M. R. Nabavi, J. G. Vogel, and S. Nihtianov, "Demodulation techniques for self-oscillating eddy-current displacement sensor interfaces: A review," *IEEE Sensors J.*, vol. 17, no. 9, pp. 2617–2624, May 2017.
- [16] M. R. Nabavi and S. Nihtianov, "A novel interface for eddy current displacement sensors," *IEEE Trans. Instrum. Meas.*, vol. 58, no. 5, pp. 1623–1632, May 2009.
- [17] V. Chaturvedi, J. Vogel, and S. Nihtianov, "Suppression efficiency of the correlated-noise and drift of self-oscillating pseudo-differential eddy current displacement sensor," *Procedia Eng.*, vol. 168, pp. 946–949, Nov. 2016.

^{*} digital output from the ECS interface.

^{\$} power consumption of an output ADC (<< 1 mW) is negligible compared to that of ECS interfaces.

- [18] V. Chaturvedi, M. R. Nabavi, J. Vogel, K. A. A. Makinwa, and S. Nihtianov, "9.9 A 0.6nm resolution 19.8mW eddy-current displacement sensor interface with 126MHz excitation," in *IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers*, Feb. 2017, pp. 174–175.
- [19] A. Mirzaei, H. Darabi, J. C. Leete, X. Chen, K. Juan, and A. Yazdi, "Analysis and optimization of current-driven passive mixers in narrow-band direct-conversion receivers," *IEEE J. Solid-State Circuits*, vol. 44, no. 10, pp. 2678–2688, Oct. 2009.
- [20] A. Hajimiri and T. H. Lee, "Design issues in CMOS differential LC oscillators," *IEEE J. Solid-State Circuits*, vol. 34, no. 5, pp. 717–724, May 1999.
- [21] A. Mazzanti and P. Andreani, "Class-C harmonic CMOS VCOs, with a general result on phase noise," *IEEE J. Solid-State Circuits*, vol. 43, no. 12, pp. 2716–2729, Dec. 2008.
- [22] M. A. P. Pertijs, K. A. A. Makinwa, and J. H. Huijsing, "A CMOS smart temperature sensor with a 3σ inaccuracy of $\pm 0.1^{\circ}$ C from -55°C to 125°C," *IEEE J. Solid-State Circuits*, vol. 40, no. 12, pp. 2805–2815, Dec. 2005.
- [23] C. C. Enz and G. C. Temes, "Circuit techniques for reducing the effects of op-amp imperfections: Autozeroing, correlated double sampling, and chopper stabilization," *Proc. IEEE*, vol. 84, no. 11, pp. 1584–1614, Nov. 1996.
- [24] P. G. R. Silva, L. J. Breems, K. A. A. Makinwa, R. Roovers, and J. H. Huijsing, "An if-to-baseband ΣΔ modulator for AM/FM/IBOC radio receivers with a 118 dB dynamic range," *IEEE J. Solid-State Circuits*, vol. 42, no. 5, pp. 1076–1089, May 2007.
- [25] W. Redman-White and D. M. W. Leenaerts, "1/f noise in passive CMOS mixers for low and zero IF integrated receivers," in *Proc. 27th Eur. Solid-State Circuits Conf. (ESSCIRC)*, Sep. 2001, pp. 41–44.
- [26] B. Razavi, RF Microelectronics, 2nd ed. Englewood Cliffs, NJ, USA: Prentice-Hall, 2011.
- [27] S. Chehrazi, A. Mirzaei, and A. A. Abidi, "Noise in current-commutating passive FET mixers," *IEEE Trans. Circuits Syst. I, Reg. Papers*, vol. 57, no. 2, pp. 332–344, Feb. 2010.
- [28] Q. Fan, F. Sebastiano, J. H. Huijsing, and K. A. A. Makinwa, "A 1.8 μW 60 nV /√Hz capacitively-coupled chopper instrumentation amplifier in 65 nm CMOS for wireless sensor nodes," *IEEE J. Solid-State Circuits*, vol. 46, no. 7, pp. 1534–1543, Jul. 2011.
- [29] M. A. P. Pertijs and W. J. Kindt, "A 140 dB-CMRR current-feedback instrumentation amplifier employing ping-pong auto-zeroing and chopping," *IEEE J. Solid-State Circuits*, vol. 45, no. 10, pp. 2044–2056, Oct. 2010.
- [30] K. Bult and G. J. G. M. Geelen, "A fast-settling CMOS op amp for SC circuits with 90-dB DC gain," *IEEE J. Solid-State Circuits*, vol. 25, no. 6, pp. 1379–1384, Dec. 1990.
- [31] R. Wu, K. A. A. Makinwa, and J. H. Huijsing, "A chopper current-feedback instrumentation amplifier with a 1 mHz 1/f noise corner and an ac-coupled ripple reduction loop," *IEEE J. Solid-State Circuits*, vol. 44, no. 12, pp. 3232–3243, Dec. 2009.
- [32] J. Huijsing, Operational Amplifiers: Theory and Design, 2nd ed. Dordrecht, The Netherlands: Springer, 2011.
- [33] M. Bazes, "Two novel fully complementary self-biased CMOS differential amplifiers," *IEEE J. Solid-State Circuits*, vol. 26, no. 2, pp. 165–168, Feb. 1991.
- [34] V. Milovanovic and H. Zimmermann, "A 40 nm LP CMOS self-biased continuous-time comparator with sub-100ps delay at 1.1V & 1.2mW," in *Proc. ESSCIRC*, Sep. 2013, pp. 101–104.



Vikram Chaturvedi (S'10–M'13) received the integrated Ph.D. degree from the Electrical Communication Engineering Department, Indian Institute of Science, Bangalore, India, in 2013.

From 2013 to 2014, he was with the System and Technology Group, IBM, Bangalore, where he was involved in the design of 3-D-integrated buck converters and high speed serial links. From 2014 to 2017, he was with the Delft University of Technology, Delft, The Netherlands, as a Post-Doctoral Researcher, where he focused on the design

of precision analog integrated circuits. Since 2017, he has been with Qorvo, Utrecht, The Netherlands, as a Senior Analog Design Engineer. His current research interests include circuits and systems for IoT, integrated power management, and low power RF ICs.

Dr. Chaturvedi was a recipient of the first Student Travel Grants by the IEEE Solid-State Circuit Society (SSCS) as a recognition of early career accomplishments on solid-state circuits. He is a member of IEEE SSCS and IEEE Circuit and System Society.



Johan G. Vogel (M'16) received the Degree in mechanical engineering from the Delft University of Technology, Delft, The Netherlands, the master's degree (*cum laude*) from the Group of Mechatronic System Design in 2011, and the Ph.D. degree from the Delft University of Technology, with a focus on the measurement and estimation of the deformation of critical components in lithography machines.

He is currently a Post-Doctoral Researcher with the Group of Industrial Electronic Instrumentation, Delft University of Technology, where he works on

the electromechanical design of the high-precision eddy-current displacement sensors. His current research interests include mechanical and mechatronic design, metrology, dynamics and motion control.

Dr. Vogel was a recipient of the Best Graduate Award of the Faculty 3mE for his graduation work on parallel haptic teleoperation.



Kofi A. A. Makinwa (M'97–SM'05–F'11) received the B.Sc. and M.Sc. degrees from Obafemi Awolowo University, Ife, Nigeria, in 1985 and 1988, respectively, the M.E.E. degree from the Philips International Institute, Eindhoven, The Netherlands, in 1989, and the Ph.D. degree from the Delft University of Technology, Delft, The Netherlands, in 2004.

From 1989 to 1999, he was a Research Scientist with the Philips Research Laboratories, Eindhoven, The Netherlands, where he worked on interactive displays and digital recording systems. In 1999, he

joined the Delft University of Technology, where he is currently an Antoni van Leeuwenhoek Professor and the Head with the Microelectronics Department. He has authored 15 books and over 250 technical papers, and holds 26 patents. His current research interests include the design of mixed-signal circuits, sensor interfaces, and smart sensors.

Dr. Makinwa is a member of the Royal Netherlands Academy of Arts and Sciences, an alumnus of its Young Academy, a member of the Editorial Board of the PROCEEDINGS OF THE IEEE, and a Former Elected Member of the AdCom of the IEEE Solid-State Circuits Society. He is the Analog Subcommittee Chair of the International Solid-State Circuits Conference (ISSCC). He also serves on the program committees of the Very Large Scale Integrated (VLSI) Symposium, the European Solid-State Circuits Conference (ESSCIRC), and the Advances in Analog Circuit Design workshopHe was a recipient of the 2005 Simon Stevin Gezel Award from the Dutch Technology Foundation. He was a co-recipient of the 15 Best Paper Awards from the JSSC, ISSCC, VLSI, ESSCIRC, and Transducers, among others. At the 60th anniversary of ISSCC, he was recognized as a top-10 contributor. He has been a three-time Guest Editor of the JOURNAL OF SOLID-STATE CIRCUITS and a Distinguished Lecturer of the IEEE Solid-State Circuits Society.



Stoyan Nihtianov (M'93–SM'98) received the M.Sc. and Ph.D. degrees in electronics from the Technical University in Sofia, Sofia, Bulgaria, in 1980 and 1987, respectively.

From 1987 to 1995, he was an Associate Professor with the Technical University in Sofia, teaching and researching in the field of smart sensors and sensor systems. From 1995 to 2000, he was with the Laboratory of Electronics, Delft University of Technology, Delft, The Netherlands, where he was a Senior Research Fellow engaged in the research and

development of methods and electronic equipment for non-destructive testing. Since 2000, he has been with the high-tech company ASML, Eindhoven, The Netherlands, in the position of a Senior Research Fellow. Since 2004, he has been a Part-Time Professor with the Electronics Instrumentation Laboratory, Delft University of Technology, leading a research group working on industrial electronic instrumentation. He has authored or co-authored three books and four book chapters, more than 150 peer-reviewed journal and conference scientific papers in the field of sensors and sensor interface electronics. He holds 24 patents.

Dr. Nihtianov is an AdCom Member of the IEEE Industrial Electronics Society and represents this society in the IEEE Sensors Council. He has been multiple times a member of the technical program committees of the IES flagship conferences: IECON, ISIE, and ICIT. He served as the Chair of the technical committee on MEMS and Nanotechnology of the Industrial Electronics society from 2013 to 2014. He is also an Associate Editor of the IEEE TIE and a topical Editor of the IEEE SENSORS JOURNAL (Sensors Interface Electronics).