A 1.6-to-3.0-GHz Fractional-- MDLL With a Digital-to-Time Converter Range-Reduction Technique Achieving 397-fs Jitter at 2.5-mW Power | IEEE Journals & Magazine | IEEE Xplore