2.4-GHz Highly Selective IoT Receiver Front End With Power Optimized LNTA, Frequency Divider, and Baseband Analog FIR Filter

Bart J. Thijssen[®], *Student Member, IEEE*, Eric A. M. Klumperink[®], *Fellow, IEEE*, Philip Quinlan, *Member, IEEE*, and Bram Nauta[®], *Fellow, IEEE*

Abstract—High selectivity becomes increasingly important with an increasing number of devices that compete in the congested 2.4-GHz industrial, scientific, and medical (ISM)band. In addition, low power consumption is very important for Internet-of-Things (IoT) receivers. We propose a 2.4-GHz zerointermediate frequency (IF) receiver front-end architecture that reduces power consumption by 2x compared with state-of-theart and improves selectivity by >20-dB without compromising on other receiver metrics. To achieve this, the entire receive chain is optimized. The low-noise transconductance amplifier (LNTA) is optimized to combine low noise with low power consumption. State-of-the-art sub-30-nm complementary metal-oxidesemiconductor (CMOS) processes have almost equal strength complementary field-effect transistors (FETs) that result in altered design tradeoffs. A Windmill 25%-duty cycle frequency divider architecture is proposed, which uses only a single NORgate buffer per phase to minimize power consumption and phase noise. The proposed divider requires half the power consumption and has 2 dB or more reduced phase noise when benchmarked against state-of-the-art designs. An analog finite impulse response (FIR) filter is implemented to provide very high receiver selectivity with ultralow power consumption. The receiver front end is fabricated in a 22-nm fully depleted siliconon-insulator (FDSOI) technology and has an active area of 0.5 mm². It consumes 370 μ W from a 700-mV supply voltage. This low power consumption is combined with a 5.5-dB noise figure. The receiver front end has -7.5-dBm input-referred third-order-intercept point (IIP3) and 1-dB gain compression for a -22-dBm blocker, both at maximum gain of 61 dB. From three channels offset onward, the adjacent channel rejection (ACR) is ≥ 63 dB for Bluetooth Low-Energy (BLE), BT5.0, and IEEE802.15.4.

Index Terms—Analog finite impulse response (FIR) filter, frequency divider, high selectivity, Internet of Things (IoT), low power, low-noise transconductance amplifier (LNTA), receiver.

Manuscript received July 9, 2020; revised September 19, 2020; accepted October 13, 2020. This article was approved by Associate Editor Pui-In Mak. This work was supported by Analog Devices. (*Corresponding author: Bart J. Thijssen.*)

Bart J. Thijssen was with the Integrated Circuit Design Group, MESA+ Institute, University of Twente, 7500 AE Enschede, The Netherlands. He is now with imec the Netherlands, 5656 AE Eindhoven, The Netherlands (e-mail: bart.thijssen@imec.nl).

Eric A. M. Klumperink and Bram Nauta are with the Integrated Circuit Design Group, MESA+ Institute, University of Twente, 7500 AE Enschede, The Netherlands.

Philip Quinlan is with Integrated Networking Products, Analog Devices, Cork, T12 X36X Ireland.

Color versions of one or more of the figures in this article are available online at http://ieeexplore.ieee.org.

Digital Object Identifier 10.1109/JSSC.2020.3031493

I. INTRODUCTION

LOW-POWER receivers with very high selectivity are a prerequisite for the next-generation IoT applications. It is expected that the number of wireless devices will increase rapidly. Battery lifetime becomes increasingly important because the burden of charging or changing batteries directly increases with the number of devices. An increasing number of devices compete in the already crowded low-GHz spectrum, thereby increasing the receiver's interference rejection requirements, especially in the popular 2.4-GHz ISM-band.

Reduced power consumption and improved selectivity should be achieved without compromising on noise figure (NF). A good NF for state-of-the-art IoT receivers is 5–6 dB [1]–[6]. In IoT receivers, all blocks tend to contribute to the total power consumption [1]–[10]. Therefore, a fully optimized (system) design is required to obtain minimal power consumption.

This article is an extension on [11], where we proposed an IoT receiver front end that combines reduced power consumption with improved selectivity and without compromising on NF or linearity. Power optimization is applied across the entire receive chain: the LNTA, frequency divider with mixer, and baseband filter. The baseband filter is implemented as an analog FIR filter to improve selectivity without increasing the power consumption. The receiver front end is designed for BLE, BT5.0, and IEEE802.15.4 and contains on-chip impedance matching. In this article, we provide an extensive analysis of the optimizations in the LNTA, frequency divider, and baseband filtering architectures. Furthermore, the measurement results are extended, including additional linearity measurements and discussion on the obtained performance.

The structure of this article is as follows. First, the receiver front-end overview is provided in Section II. Followed by a detailed description of the optimizations in the LNTA (see Section III) and frequency divider (see Section IV), including a comparison to other divider approaches. The baseband filter architecture, including an analog FIR filter, is described in Section V. Section VI discusses the measurement results, and the conclusions are provided in Section VII.

0018-9200 © 2020 IEEE. Personal use is permitted, but republication/redistribution requires IEEE permission. See https://www.ieee.org/publications/rights/index.html for more information.




Fig. 1. Proposed receiver front-end architecture.

II. CIRCUIT IMPLEMENTATION

Fig. 1 shows the proposed receiver front end with zero-IF architecture [11]. A single-ended radio frequency (RF) input is converted to current by an LNTA. This current is passed through a four-phase passive mixer to create differential in-phase/quadrature-phase (I/Q) baseband signals. The current is converted to voltage and low-pass filtered by a transimpedance amplifier (TIA). The channel selection is performed by an analog FIR (AFIR) filter, clocked at 16 and 32 MHz for a 1- and 2-Mb/s data rate, respectively. The four-phase clock signals are provided by the divide-by-two frequency divider. For this prototype, the 16-/32-MHz and 4.8-GHz local oscillator (LO) clocks are provided externally, but multiphase clock generation and clock distribution are on-chip.

III. LOW-NOISE TRANSCONDUCTANCE AMPLIFIER

An inductive degenerated LNTA combines a low NF with low power consumption [12]. However, for very low power consumption, the design tradeoffs change. In the 2.4-GHz IoT receiver application targeted in this work, our design goal is minimum power consumption at a reasonable NF.

A. Ideal Inductors

Fig. 2(a) shows the inductive degenerated topology. The input impedance is

$$Z_{\rm in} = j\omega(L_s + L_g) + \frac{1}{j\omega C_{gs}} + \frac{g_m}{C_{gs}}L_s \tag{1}$$

where g_m is the transistor's transconductance. Matching is accomplished at the resonance frequency

$$w_c^2 = \frac{1}{(L_s + L_g)C_{gs}}$$
(2)

for which $Im(Z_{in}) = 0$ and

$$Z_{\rm in} = \frac{g_m}{C_{gs}} L_s = Z_0 = 50 \ \Omega \tag{3}$$

where Z_0 is the source (antenna) impedance, here 50 Ω . The noise performance of the LNTA can be described by its noise factor: the signal-to-noise ratio (SNR) degradation from input to output. Including only the thermal noise of the transistor transconductance, the noise factor is [12], [13]

$$F = 1 + \gamma Z_0 \frac{\omega_c^2 C_{gs}^2}{g_m} \tag{4}$$




Fig. 2. Inductive degenerated LNTA design. (a) Architecture. (b) Push–pull implementation. (c) 2*L* implementation.

where γ is the transistor's noise excess factor. The noise factor can be rewritten using (2) and the matching condition (3) as

$$F = 1 + \gamma \frac{1}{1 + \alpha} \tag{5}$$

with $L_g = \alpha L_s$. The corresponding required transconductance is

$$g_m = \frac{1}{F-1} \cdot \frac{\gamma Z_0}{w_c^2 L_{\text{tot}}^2} \tag{6}$$

where $L_{tot} = L_s + L_g$. Equation (5) provides a possibly somewhat non-intuitive result: *F* is independent on g_m . It is solely determined by the inductor ratio α for a given γ , assuming impedance matching and ideal inductors. According to (6), the minimal g_m is obtained for a maximum *F* and maximum L_{tot} . The maximum allowed *F* is often specified. The maximum inductor value is generally constrained by its self-resonance frequency or chip area requirements. In IoT applications, it is not desirable to have a very high inductor ratio α —often applied in ultralow NF designs to obtain minimal NF—but high L_{tot} should be pursued to minimize g_m and, hence, lower power consumption. The L_g and L_s values are in the same order of magnitude, given the maximum inductor value constraint.

Fig. 2 shows a thought experiment regarding the LNTA design; assuming that $\alpha = 1$ provides a sufficiently low NF, and for simplicity, the current source is ideal. Starting from $L_g = L_s = L$, one could propose a push-pull design [see Fig. 2(b)] since it provides double the g_m for the same bias current [14]. At first sight, this seems favorable that only half the bias current is required. However, two 2*L*-sized inductors are required to provide an effective $L_s = L$. When a maximum inductance value of 2*L* is available, the circuit of Fig. 2(c) can also be implemented. This configuration requires only $(1/4)g_m$ —in other words, half the bias current of the push-pull architecture—because $g_m \propto 1/L_{tot}^2$. It also requires a smaller area than Fig. 2(b). This is a non-intuitive result and would mean that the push-pull architectures of [11] and [14]–[16] are unfavorable.

B. Including Q_L

Detailed analysis shows that the circuits in Fig. 2 are oversimplified. Integrated inductors are far from ideal and have a typical quality factor Q_L of 10 in the GHz frequency range.




Fig. 3. LNTA parameters of Fig. 2(a) for different Q_L 's with F = 1.8. (a) Required transconductance and transconductance gain. (b) Inductance.

Including the limited Q_L , the noise factor becomes

$$F = 1 + \frac{r_g}{Z_0} + \frac{r_s}{Z_0} + \gamma \frac{1}{1+\alpha} \left(\frac{Z_0 + r_g + r_s}{Z_0}\right)^2$$
(7)

where r_g and r_s are the resistances of L_g and L_s , respectively. Not only the two resistive noise terms are added but also the i_{out}/v_{in} and $i_{out}/i_{n,g_m}$ transfers change and, thereby, the γ term, which was neglected in [12]. The γ term increases for higher r_g and r_s (lower Q_L). The Q_L limitation affects the circuit matching only little, but it has a significant effect on the noise factor and, thus, the required g_m . Using (7), the required g_m is

$$g_m = \frac{1}{F - \left(1 + \frac{\omega_c L_{\text{tot}}}{Q_L Z_0}\right)} \cdot \frac{\gamma Z_0}{\omega_c^2 L_{\text{tot}}^2} \left(1 + \frac{\omega_c L_{\text{tot}}}{Q_L Z_0}\right)^2 \tag{8}$$

which simplifies to (6) for no inductor losses $(Q_L \to \infty)$.

Fig. 3 shows the required g_m and inductances for $Q_L = \infty$ and $Q_L = 10$ as functions of L_{tot} , assuming a desired noise factor of 1.8 and $\gamma \approx 1$. The required g_m is higher for $Q_L = 10$ as expected. Some interesting observations can be made: for $L_{tot} \geq 10$ nH, the required g_m is roughly constant; higher inductance hardly reduces the required g_m , even when neglecting that high-valued on-chip inductors typically have lower Q_L . The result is that the chip area can be saved. Furthermore, the required L_s does not increase above 2.9 nH [see Fig. 3(b)]. g_m is no longer proportional to $1/L_s^2$. The push-pull configuration is favorable when the maximum attainable inductor value is $\geq 2L_s$ (here, ≥ 5.8 nH).

Fig. 3(a) shows the LNTA transconductance "gain" $|i_{out}/v_{in}|$. A higher $|i_{out}/v_{in}|$ will result in smaller noise contribution of subsequent stages. At minimum g_m , $|i_{out}/v_{in}|$ is also at its minimum. However, it cannot be changed much by changing L_{tot} . By decreasing L_{tot} , $|i_{out}/v_{in}|$ increases, but the required g_m increases more rapidly and, thus, the LNTA current consumption when taking into account that $|i_{out}/v_{in}|$ is squared regarding the noise contribution for subsequent stages. $|i_{out}/v_{in}|$ increases slightly for high inductor values, but the Q_L and self-resonance frequency will decrease significantly for very large inductors (L > 8 nH).

The abovementioned analysis provides insight into the design complexity of the inductive degenerated LNTA. It concludes that L_g and L_s should be in the same order of magnitude, and a push-pull architecture can become favorable when including $Q_L = 10$ in the analysis. The LNTA transconductance gain cannot be increased much to reduce the noise




Fig. 4. Small-signal model for brute-force optimization of the LNTA.

contribution of subsequent stages because this would result in a large increase in power consumption or impractically large inductors.

C. Brute-Force Search Model

Including the limited Q_L is insufficient to fully optimize the LNTA design. This requires the more complex circuit of Fig. 4 to model the LNTA's small-signal behavior. Parasitic capacitors are included: C_{pcb} the printed circuit board (PCB) parasitic, C_{ESD} the electrostatic discharge (ESD) diodes' capacitance, including pad parasitics, and C_g the parasitic to ground at the gate. L_b is the bondwire inductance, which has an estimated Q-factor of 35. L_s is modeled with $Q_L = 10$. L_g is not connected to ground and requires more extensive Π -model. The L_g Π -models are derived from the S-parameters at 2.44 GHz, which is sufficient to optimize for our target application. A design space for L_s , C_{gs} , and g_m is estimated from the results of the simplified analysis. About 20 different L_g designs were characterized using momentum simulations. All resistors and g_m have an associated noise source.

Based on this design space, brute-force search is applied to find the minimal required g_m for NF and $S_{11} < 15$ dB in the 2.4-GHz ISM-band requirements—optimizing the design. A push–pull architecture is selected because the required L_s is sufficiently low at 3.6 nH. L_g is 4.3 nH, and the inductors are approximately equal as expected to minimize g_m .

In addition to minimum g_m for a given NF, the linearity requirement has to be satisfied. The main non-linearity sources are the transistor transconductance and output impedance. The output impedance non-linearity contribution depends on mixer/TIA design. Typically, the TIA input impedance is limiting in-band while out-of-band (OOB) the mixer switch-ON resistance. The transconductance non-linearity can be changed by the biasing conditions. A larger overdrive voltage improves the linearity at the cost of transconductance efficiency g_m/I_{dc} and, hence, power consumption. An alternative measure would be to increase L_s (the transconductance feedback), but the desired L_s is already high.

D. LNTA and Mixer Topology

Fig. 5 shows the proposed LNTA, including the passive mixer switches. In this design, both FETs are nominally biased at roughly half supply to allow for maximum voltage swing and minimize large-signal clipping given the supply headroom. The OOB IIP3 is slightly limited by drain voltage swing induced non-linearity in the LNTA due to the large mixer switch resistance values, which have been optimized to save




Fig. 5. Proposed LNTA including mixer.

power. The OOB IIP3 could be improved by 4 dB, according to simulation, by reducing the mixer switch resistance. The simulated output impedance magnitude of the LNTA is $3.3 \text{ k}\Omega$. The linearity is the state of the art for a BLE receiver (IIP3 > -10 dBm) combined with a low mixer load to the frequency divider. Constant g_m -biasing is employed to maintain the LNTA NF, matching, and IIP3 specifications across process voltage temperature (PVT) variations.

IV. FREQUENCY DIVIDER

A significant part of the power consumption is consumed by the frequency divider and mixer clock buffers in an IoT receiver, e.g., one-third in [5]. The proposed receiver front end employs 25% duty-cycle clocks to downconvert the singleended LNTA output RF current to differential I/Q baseband currents. In this section, a minimum logic gate design strategy to minimize power consumption is explained, followed by a novel "Windmill" frequency divider architecture to achieve very low power consumption [11]. Finally, the Windmill divider performance is evaluated by comparison to multiple prior art designs.

A. Minimum Logic Gate Design Strategy

Fig. 6 shows a chain of multiple (inverter) buffers; P_n is the power provided by the supply, and $P_{in,n} = P_{out,n+1}$ is the power required to drive stage *n*. The fundamental required power to drive the (mixer) load is

$$P_{\text{load}} = f_m C_{\text{load}} V_{\text{DD}}^2 = P_{\text{out, 1}}$$
(9)

where f_m is the mixer clock frequency and V_{DD} the supply voltage. All other powers are "lost" —in the output parasitics of the buffer, as crowbar current or in driving the buffer. Therefore, the power dissipation of a single-buffer stage is

$$P_{\text{diss},n} = P_n - P_{\text{out},n} + P_{\text{in},n} \tag{10}$$

and the total dissipated power of an N stage buffer is

$$P_{\rm diss} = \sum_{n=1}^{N} P_n - P_{\rm out, \ 1} + P_{\rm in, N} = \sum_{n=1}^{N} P_{\rm diss, n}.$$
 (11)

The total random time deviation σ_t , either by phase noise and/or mismatch, is the sum of the variances

$$\sigma_t^2 = \sum_{n=1}^N \sigma_{t,n}^2 \tag{12}$$




Fig. 6. Power consumption of multiple buffers driving a capacitive load.

assuming that the individual random timing deviations are uncorrelated. Equations (11) and (12) show that minimum P_{diss} and σ_t^2 are obtained when the most efficient buffers—in terms of minimum P_{diss} and σ_t^2 —are used with a minimal number of stages. Therefore, a minimum number of efficient gates, e.g., CMOS logic gates, is a strong starting point to optimize the frequency divider.

B. Windmill Frequency Divider

Fig. 7 illustrates the design procedure of the 25% dutycycle frequency divider starting from the minimum—single gate design strategy. Typically, differential 50% duty-cycle *LO* signals are available at $2 f_m$ or $4 f_m$ to generate the mixer clocks [5]–[9], [17], [18]. At minimum, one selective gate is required to create the 25% duty-cycle mixer phases. Here, we start with $2 f_m$ clocks. This results in less power consumption in the buffers that create the square wave *LO* from the sinusoidal voltage-controlled oscillator (VCO) signals.

The available signals of the design are the input signals LO+ and LO-, 50% duty-cycle at $2f_m$, and the output signals Q_x (x = 1..4), 25% duty-cycle at f_m , as shown in Fig. 7 (top left). The second illustration shows the singlegate implementation using a NOR-gate. A NOR-gate is chosen because it provides selectivity on high pulses as required. NORgates are a very efficient in modern CMOS technologies where n-channel field-effect transistors (NFETs) and p-channel fieldeffect transistors (PFETs) are approximately equal strength. LO- is inverted through the NOR-gate to create Q_1 . Every other LO- low should be passed to Q_1 , which requires a memory element to count the LO- lows. The memory element is implemented, as shown in Fig. 7 (bottom left), by a NOR SR-latch. Signals Q_2 and Q_4 create an enable signal E_1 , which is low for every other LO - low. This structure is repeated in the last illustration for every output to create the "Windmill" divider-indicating the rotating nature of the gate enable signals E_x and outputs Q_x . The latches toggle the LO- and LO+ to Q_1/Q_3 and Q_2/Q_4 , respectively.

Only the large transistors in the large NOR gates contribute to the output edges and have to be scaled to the drive mixer load. All other transistors can be the minimal size as long as the divider meets the speed requirement. Furthermore, only those large transistors contribute to phase noise and mismatch. In this way, very low power consumption is achieved while also realizing good phase noise and mismatch as only a singlegate propagation delay contributes to timing uncertainty. The top PFET of the opposite large NOR gates is shared, via nodes a and b, to reduce the uncorrelated phase noise contributions that degrade the receiver's NF [19], [20]. In addition, since the PFET is shared, a single PFET is used to create two rising edges, reducing the power consumption of the preceding buffers. The phase relation of the outputs is independent of the startup condition as verified by the I/Q mismatch simulations.

THIJSSEN et al.: 2.4-GHz HIGHLY SELECTIVE IoT RECEIVER FRONT END




Fig. 7. Step-by-step design of the 25% duty-cycle "Windmill" frequency divider.




Fig. 8. Prior art divider architectures to create 25% duty-cycle clocks.

C. Divider Comparison

In this section, we provide a comparison between published divider architectures that create 25% duty-cycle clock signals. Three approaches can be distinguished, as illustrated in Fig. 8.

- 1) *Direct Divide-by-4:* Divide a differential LO at $4f_m$ by four to create 25% duty-cycle clock signals [21], [22].
- 2) *Direct Divide-by-2:* Divide a differential LO at $2f_m$ by two to create 25% duty-cycle clock signals; the Windmill divider (see Fig. 7) [23], [24].
- 3) Divide-by-2 With Logic: Divide a differential LO at $2f_m$ by two to create 50% duty-cycle clock signals at f_m and use subsequent logic to create 25% duty-cycle outputs [8], [17], [25] and a variation on [26] without the extra intermediate inverters to reduce its power consumption.

The dividers, all designed in 22-nm FDSOI, are compared by simulation with the assumptions, as summarized in Fig. 9. C_{load} is 4 fF for each Q_x -output—equal to the mixer switch that is optimized by using $3 \times$ the minimal finger gate pitch to reduce its parasitic capacitance and contact resistance by

	Windmill	Ru [21]	Ghaffari [22]	Razavi [23]	Fabiano [24]	Kuc	o [8]	Liempd [25]	Ba [17]	Soer [26] inspired
Division factor	2	4	4	2	2	2		2	2	2
50% $ ightarrow$ 25% duty-cycle	-	-	-	-	-	AND	NOR	AND	AND	AND
Ρ _{DC} [μW]	36.1	41.7	53.1	187.0	57.4	62.9	63.9	59.7	59.7	57.9
P _{diss} [µW]	27.3	47.1	70.0	172.5	51.1	53.5	54.5	48.7	57.1	49.2
Phase Noise, white [dBc] (@100MHz)	-159.0	-157.0	-157.0	-155.3	-154.5	-154.9	-156.7	-155.4	-154.6	-154.9
Phase Noise, 1/f region [dBc] (@10kHz)	-135.0	-132.8	-132.9	-132.5	-134.5	-130.4	-132.2	-130.9	-130.0	-129.9
σ _{IQ} [%]	0.60	0.82	0.84	0.71	0.55	1.0	0.75	1.0	1.1	1.1

TABLE I

SIMULATED PERFORMANCE COMPARISON OF 25% DUTY-CYCLE CLOCK DIVIDERS IN 22-nm FDSOI

The assumptions for this comparison are shown in Fig. 9.




Fig. 9. Assumptions (highlighted) for simulation-based 25% duty-cycle divider comparison. The LO signals are shown for the divide-by-2 case.

increasing the number of sources and drain contacts. The output frequency is 2.5 GHz, which means an input frequency of 10 and 5 GHz for the divide-by-4 and divide-by-2 cases, respectively. The required power to drive the mixer load is 19.6 μ W for a 700-mV supply. The *LO* rise time (5% \rightarrow 95%) and fall time (95% \rightarrow 5%) are 24 ps. The transistors are sized such that the outputs Q_x have equal rise and fall times as the inputs: 24 \pm 0.3 ps. All designs are optimized in terms of scaling, e.g., in [22], the first divider is minimal size as these transistors do not contribute to the phase noise or mismatch. The dividers of [17], [22], and [26] contain a dummy device to avoid I/Q-offsets.

The schematic simulation results are summarized in Table I, where the best performance per specification is highlighted by bold text. The dividers are compared on power dissipation ($P_{\rm diss}$), as defined in (10), phase noise in the white, and 1/f regions and I/Q-mismatch ($\sigma_{\rm IQ}$). The I/Q mismatch is of little concern in the proposed zero-IF architecture but included for a complete comparison of the dividers. The divider dc power consumption ($P_{\rm dc}$) is also included for completeness.

The power dissipation of the Windmill divider is 42% reduced or more compared with the other architectures. The Windmill divider has the lowest phase noise by 2 dB or more in the white noise region. The 1/f-noise is less dominant because the noise corner is at a low offset frequency of about 2 MHz. Only the work in [24] has a slightly better I/Q-mismatch than the Windmill divider at a significantly higher power dissipation. For [8], the two different logic architectures are compared. The NOR-based design has lower phase noise and I/Q-mismatch at a similar power dissipation. The NOR-gate benefits from the equal NFET-PFET strength in modern CMOS processes

Some Remarks: Ru et al. [21] require startup circuitry, controlled by S and \overline{S} , which can introduce possible startup issues.




Fig. 10. Baseband filter consisting of TIA and analog FIR filter.

Razavi *et al.* [23] and Fabiano *et al.* [24] have clock overlap because the rising edge of Q_{x+1} triggers the falling edge of Q_x . Ba *et al.* [17] have an additional static 1.2% I/Q-offset because the rising edge of H_4 is relatively slow. During H_4 's rising edge, the input of the tri-state inverter is not at ground because of charge injection of the previous stage, while the input node is floating. Furthermore, Ba *et al.* [17] have a significantly asymmetric load to the driver of the divider.

All in all, the Windmill divider consumes almost half the power and has 2 dB less phase noise. The Windmill divider is the only design with only a single gate involved in creating both rising and falling output edges and has outstanding performance. Moreover, it does not have any of the (potential) issues mentioned earlier. These results are not IoT applicationspecific—all designs can be scaled for more drive power or to reduce phase noise and/or I/Q-mismatch.

V. BASEBAND ANALOG FIR FILTER

High selectivity is achieved by the baseband analog FIR filter as shown in Fig. 10. It contains two time-interleaved paths to double the sample-rate for the same filter bandwidth [27], [28]. The transconductor is implemented as a 10-bit pseudo-differential transconductance DAC ($g_m DAC$).

THIJSSEN et al.: 2.4-GHz HIGHLY SELECTIVE IoT RECEIVER FRONT END




Fig. 11. Die micrograph indicating the major blocks.

A detailed explanation of the analog FIR filtering operation is described in [27] and [28]. Low power consumption is obtained by push–pull transconductors, 5-bit thermometer coding of the g_mDAC , and a low update rate of the g_mDAC . The push–pull transconductors have low input-referred noise for given supply current. The 5-bit thermometer coding of the g_mDAC reduces the number of transitions in the g_mDAC because the filter code turns fully on/off only once per integration cycle, much slower than the g_mDAC update frequency. Furthermore, the partially thermometer coding of the g_mDAC reduces the effect of transconductor mismatch on the filter stopband—in this design, limited to -60 dB [28].

The g_mDAC update rate is 16 MHz instead of 64 MHz [27], [28] to further reduce the power consumption [11]. This comes at the cost of a closer filter alias and proportionally reduced attenuation of the filter alias. The inherent sinc windowed integration provides now only 34 dB of attenuation of this alias. The TIA is employed to provide a prefilter that mitigates the remaining alias. The TIA provides second-order filtering by feedforward capacitors for about one decade [29]. In this way, 46 dB of filtering is achieved at the alias frequency, resulting in 80 dB of total attenuation of the analog FIR alias. The exact cutoff frequency of the TIA is relatively relaxed because it only has to provide prefiltering of the alias. Furthermore, the filtering characteristic is determined by the gmDAC-code and clock signals-making the baseband filtering PVT insensitive [28]. Back-biasing is employed to compensate for the differential dc-offset in the TIAs. In this way, the dc-offset can be compensated without a significant increase in power consumption or noise-in contrast to current injection. The differential dc-offset of the gmDACs is very small, well below 1 mV referred at the output.

VI. EXPERIMENTAL RESULTS

The receiver front end was designed and fabricated in a 22-nm FDSOI process and wire-bonded in a 40×40 pin quad-flad no-leads (QFN) package. The die has an active area of 0.5 mm², and the supply voltage is 700 mV. Fig. 11 shows the die micrograph.




Fig. 12. Measured receiver front-end performance. (a) S₁₁. (b) Sensitivity.

The measurement setup is published in [11]. The package is placed in a zero insertion force (ZIF) socket (Ironwood SG-MLF). Impedance matching is realized on-chip—no external matching components are used. The capacitor output voltage is measured using an active probe (Teledyne LeCroy AP033), and the charge sharing loss is de-embedded as in [28]. The measurements are performed in BLE (1 Mb/s) mode unless stated otherwise.

A. Matching and Sensitivity

The measured S_{11} is shown in Fig. 12(a). Good matching $(S_{11} < -10 \text{ dB})$ is achieved between 2.2 and 2.9 GHz. The receiver's S_{11} is below -15 dB in the ISM-band, which is used in the targeted applications.

The measured noise figure is 5.5 dB. The measured sensitivity for <0.1% bit error rate (BER) is shown in Fig. 12(b) for each channel. The transmitted signal is a pseudorandom bit-stream (PRBS)-9 sequence. The received signal is demodulated using MATLAB CPM demodulator (BLE, BT5.0) and minimum-shift keying (MSK) demodulator (802.15.4). For BLE, the MATLAB CPM demodulator requires roughly 8-dB SNR to achieve 0.1% BER, which is about 2 dB less than a coherent receiver with threshold detection. The sensitivity is flat across the measured band. The 802.15.4 standard is characterized at 2-Mb/s half-sine shaped offset quadrature phase shift keying (HS-OQPSK) raw data rate without despreading as in [3] and [4].

B. Linearity

The large-signal in-band linearity is characterized by the compression point. The in-band gain is shown in Fig. 13(a). The maximum gain is 61 dB, roughly 30 dB in both the front end up to the TIA and analog FIR filter. The output-referred 1-dB compression point ($OP_{1 dB}$) is 5.0 dBm, corresponding to a 1.1-V_{pp} differential output voltage.

The small-signal nonlinearity is characterized by the thirdorder modulation (IM3) product, as shown in Fig. 13. The IIP3 is -7.5 dBm for a 4.01-MHz offset at a maximum gain of 61 dB. The IIP3 is approximately flat from a 3-MHz offset frequency. The simulation shows that this is limited by the LNTA.

Fig. 14 shows the measured blocker 1-dB compression point $(B_{1 dB})$, the blocker input power for which the in-band gain is 1 dB compressed. The $B_{1 dB}$ is approximately -22 dBm for a frequency offset $\geq 3 \text{ MHz}$.




Fig. 13. Measured linearity. (a) In-band gain and out-of-band IM3 (for $\Delta f = 4.01$ - and $2\Delta f = 7.98$ -MHz input tones). (b) IIP3 versus frequency offset.




Fig. 14. Measured receiver front-end performance in presence of a blocker. (a) Gain for a blocker at 4.1-MHz offset. (b) $B_{1 dB}$ versus frequency offset.

C. Adjacent Channel Rejection

The receiver's performance in the presence of a blocker is characterized by the ACR. The ACR is measured with the desired signal strength at sensitivity + 3 dB and a blocker signal, modulated using the same standard with PRBS-15 sequence, at various offset frequencies. The wanted signal and blocker are generated with an R&S SMW200A and R&S SMBV100A, respectively. Fig. 15 shows the measured ACR.

The ACR is ≥ 63 dB for BLE (1 Mb/s) at a frequency offset ≥ 3 MHz. BT5.0 with double the data rate has double the filter bandwidth. This shows in the ACR as ≥ 65 dB ACR at ≥ 6 MHz, double the frequency offset of BLE. The 802.15.4 ACR is ≥ 67 dB for frequency offsets of ≥ 15 MHz. 802.15.4 does not use the Gaussian filtering of the transmitted signals and has, therefore, more transmitted spectral leakage in neighboring channels, which limits the maximal achievable ACR as confirmed here by the measurements. The filter alias at 16 MHz/32 MHz for 1 Mb/s/2 Mb/s is just visible by a small perturbation in the ACR rejection profile—indicating that the prefilter operates as desired.

In the following, we provide a short discussion regarding the ACR. From Fig. 15, we conclude that the ACR for BLE is limited to about 70 dB. Various sources can constrain the ACR performance.

- 1) *Limited Blocker Attenuation:* The (small-signal) filtering.
- 2) *Reciprocal Mixing:* Because of LO phase noise.
- 3) Blocker Gain Compression: Related to $B_{1 dB}$.

The demodulation algorithm requires an SNR as derived from

$$SNR_{min} \approx 174 + Sensitiviy - NF - 10 \log(BW)$$

 $\approx 10 \text{ dB}$ (13)




Fig. 15. Measured adjacent channel rejection for different standards.

where NF is the measured noise figure and BW is the bandwidth. Therefore, 70 dB of ACR requires about 80 dB of attenuation to still demodulate the wanted signal. The phase noise of the mixer clock will result in an in-band reciprocal mixing product. The receiver's blocker noise figure (BNF) can be estimated as [30]

$$BNF \approx -174 + P_b + \mathcal{L}(\Delta f) \tag{14}$$

where P_b is the blocker input power, which is

$$P_b = \text{Sensitivity} + 3 + \text{ACR} \tag{15}$$

at a given ACR level. From (13)–(15) the maximum allowed phase noise to achieve 70 dB ACR is derived as

$$\mathcal{L}_{\max}(\Delta f) \approx -\text{SNR}_{\min} - 10\log(\text{BW}) - \text{ACR}$$
$$\approx -140 \text{ dBc/Hz}$$
(16)

neglecting the circuit induced noise, i.e., BNF = NF + 3 dB, as in [30]. The minimal required $B_{1 dB}$ for 70 dB ACR is

$$B_{1 \text{ dB, min}} \approx \text{Sensitivity} + 3 + \text{ACR}$$
$$\approx -26 \text{ dBm.} \tag{17}$$

From a frequency offset of 5 MHz onward, the BLE ACR is roughly constant at 70 dB. Although the analog FIR filter has constant rejection, the prefilter has more attenuation for larger frequency offsets. Hence, the ACR is not limited by the filter attenuation in this region. The simulated phase noise of the Windmill divider is -153.6 dBc/Hz at the 1-MHz offset, which means that the phase noise also is not limiting. The ACR is most likely limited by blocker gain compression of -22 dBm, which is somewhat more severe for a modulated blocker. This also explains that the 2-Mb/s ACR is slightly worse because these standards have 3 dB higher sensitivity and, thus, less "headroom" toward blocker gain compression.

At 2-MHz offset, the ACR is 39 dB—requiring a $B_{1 dB}$ of approximately -57 dBm, which is much less than the measured -31 dBm. The required filtering is roughly 49 dB. The expected attenuation at 2 MHz is about 70 dB (10-dB TIA + 60-dB analog FIR [27], [28]). However, the blocker is modulated with 1 Mb/s, covering a bandwidth of 1 MHz, so that the filter attenuation from 1.5- to 2.5-MHz offset is relevant. The worst case attenuation at 1.5 MHz is only 46 dB (6-dB TIA + 40-dB analog FIR [27], [28]) because of the steep FIR filter profile. At 3-MHz offset, the expected filtering is 76 dB (16-dB TIA + 60-dB analog FIR [27], [28]).

	This Work		[9] ISSCC'20		[18] ISSCC'20	[10] TMTT'19	[1] ISSCC'18	[2] ISSCC'18		[3]⁵ ISSCC'15		[7] ISSCC'13	[5] CICC'17	
Standard	BLE	BT5.0	802.15.4 ^d	BLE	BT5.0	BLE	BLE	BLE	BLE	BT5.0	BLE	802.15.4 ^d	BLE	BLE
Data rate [Mbps]	1	2	2	1	2	1	1	1	1	2	1	2	1	1
On-chip Matching	Yes			Yes		Yes	No	Yes	Yes		No		Yes	Yes
P _{DC} [mW]	0.37	0.40	0.40	0.89 ^e	-	5.3 ^g	1.44e	1.2ª	1.1º	-	1.95°	-	1.7	0.7º
NF [dB]	5.5			-		-	7.2	6	5.9		6.1		8.5	5.2
Sensitivity [dBm]	-99 ^b	-96 ^b	-96.5 ^b	-96.4	-93.5	-94	-92	-94	-95	-92	-94	-91	-	-95.8
ACR 2 nd /3 rd channel ^a	39/63 ^{b,c}	44/65 ^{b,c}	52/67 ^{b,c}	36.1/41.0 ^r	36.3/45.0 ^r	40/42 ^f	29/42 ^f	31/36 ^r	18/30 ^r	18/29.5 ^r	25/35 ^f	24/35 ^f	-	-
IIP3 [dBm]	-7.5			-13.1		-	-17	-	-		-		-6	-19.7 ⁱ
B _{1dB} [dBm]	-22			-		-	-	-	-		-		-	-
Gain [dB]	61	57	57	43.1		-	42	68	-		-		57	47-72
Supply Voltage [V]	0.7			0.5		0.8	1.2	1	0.8		1		0.6&1.2	1
Active Area [mm ²]	0.5			1.9 ^g		0.89 ^g	0.7	1.64 ^g	0.8º		1.3 ⁹		0.22	0.7 ⁹
Technology	22nm FDSOI			22nm FDSOI		40nm CMOS	130nm CMOS	65nm CMOS	40nm CMOS		40nm CMOS		65nm CMOS	40nm CMOS

TABLE II Receiver Performance Summary and Comparison

^aChannel spacing: BLE 1MHz; BT5.0 2MHz; 802.15.4 5MHz. ^bDemodulated using Matlab CPM demodulator (BLE, BT5.0) and MSK demodulator (802.15.4), both using a Viterbi algorithm with traceback depth of 16. ^cMeasured with wanted signal at sensitivity +3dB. ^aVerified with 2Mbps raw data rate HS-OQPSK without de-spreading as in [3,4]. ^aPower consumption is estimated from power breakdown, e.g. w/o VCO/PLL. ⁱMeasured with wanted signal at -67dBm. ^aIncludes more than RX path. ^bSome specifications of this work are found in [4]. ⁱAt minimal gain of 47dB.




Fig. 16. Power consumption breakdown.

Therefore, the measured ACR of 39 dB/63 dB for 2-/3-MHz offset can be explained by taking into account the blocker bandwidth. Consequently, the filter profile limits the ACR performance below approximately 5 MHz offset when also taking into account the divider phase noise mentioned earlier.

The receiver's frequency response was not measured here, as it is constrained by compression above 5 MHz. Instead, we report ACR performance because this is what ultimately matters. The analog FIR filter response can be found in [28].

D. Power Consumption

The total power consumption is 370 μ W, as shown in Fig. 16. The frequency divider power consumption is only 41 μ W, excluding the preceding buffer.

E. Comparison

The ACR in BLE-mode is compared with state-of-the-art IoT receivers in Fig. 17. The proposed receiver front end has >20 dB improved ACR for frequency offsets >2 MHz. The prior art is measured with the wanted signal at -67 dBm, which is similar to placing a 29-dB attenuator in front of the proposed receiver front end. Alternatively, the feedback resistor can be reduced to avoid gain compression. The TIA feedback resistor is tunable in this design—allowing a 20-dB




Fig. 17. Comparison of the measured ACR for BLE (1 Mb/s).

gain reduction. Note that this is not an industrial product design but rather an academic research article that has a broader scope: software-defined ultralow-power radio front ends. Rather than choosing a standard specific sensitivity, we, instead, use a more general standard independent criterion: (actual NF-based) sensitivity of + 3 dB.

Table II summarizes the proposed receiver's performance and compares it to state-the-of-art 2.4-GHz IoT receivers only comparing the front end. The power consumption of the receive chain is reduced by $2\times$ or more while achieving a similar noise figure. The ACR is improved by more than 20 dB at the third channel offset. The IIP3 linearity is similar or higher than the prior art.

F. Full Receiver Discussion

In this section, the proposed design's performance is placed in the perspective of a full receiver design—including phaselocked loop (PLL) and analog-to-digital converter (ADC).

In this design, all the channel filtering requirements are achieved by placing the high-order analog FIR filter after the TIA. This architecture choice significantly relaxes the dynamic range, sample rate, and power consumption requirements of the ADC, and down-stream digital signal processing functions, which only has to support demodulation and symbol detection.

In an application, the LO comes from an on-chip PLL with VCO, and its phase noise could result in significant blocker induced noise, which cannot be filtered—constraining the ACR. The phase noise of a state-of-the-art 0.5-mW 5-GHz VCO is -140 dBc/Hz at 10-MHz offset [31]. This corresponds to -140 dBc/Hz at 5-MHz offset when divided down to 2.5 GHz using the frequency divider, which is sufficiently low for the achieved ACR.

It is useful to estimate the total power consumption of the entire receiver. A state-of-the art all-digital phase-locked loop (ADPLL) consumes 673 μ W [32] and will consume roughly 910 μ W when implementing the low-phase-noise VCO design of [31] to obtain the ACR performance. The sampled output of the analog FIR filter, at 1 Msample/s, can be used for ADC conversion. The ADC power consumption will be negligible if a successive-approximation register (SAR) ADC is used. For example, the 1-Msample/s 10-bit SAR ADC in [33] consumes only 3.2 μ W, more than sufficient for demodulation. Hence, the total power consumption, excluding demodulation, is estimated as 0.91 + 0.37 = 1.3 mW.

VII. CONCLUSION

A 2.4-GHz IoT receiver front end is proposed and characterized for BLE, BT5.0, and IEEE802.15.4. The entire receive chain is optimized to minimize power consumption and improve selectivity.

Several techniques are proposed that achieve a $370-\mu W$ power consumption—almost $2 \times$ lower than the state of the art-in combination with a competitive 5.5-dB NF. The LNTA has a push-pull inductive degenerated common-source architecture and is optimized using brute-force search on a simplified, though accurate, model. A single-gate Windmill frequency divider has almost half the power dissipation concurrent with a phase noise improvement of 2 dB or more compared with the prior art. An analog FIR filter is implemented with prefilter. Its 10-bit transconductor digital-toanalog converter (DAC) contains push-pull transconductors, 5-bit thermometer coding, and a low (16 MHz for BLE) FIR-coefficient update rate to optimize its power consumption while also achieving very sharp transition band. The receiver has \geq 63-dB ACR at \geq 3 channels offset improving the state of the art by >20 dB.

The proposed architecture and implementation techniques result in very low power consumption combined with outstanding selectivity, which makes the receiver front-end design ready for future IoT standards.

ACKNOWLEDGMENT

The authors would like to thank G. Wienk for CAD assistance, H. de Vries and A. Rop for measurement support, and their other colleagues from the Integrated Circuit Design Group for fruitful discussions. They would also like to thank Y. Sudarsanam and B. Uppiliappan from Analog Devices Boston for the memory and decoder design. They would also like to thank GlobalFoundries for silicon donation.

REFERENCES

- H. Liu *et al.*, "An ADPLL-centric Bluetooth low-energy transceiver with 2.3 mW interference-tolerant hybrid-loop receiver and 2.9 mW single-point polar transmitter in 65 nm CMOS," in *IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers*, Feb. 2018, pp. 444–445.
- [2] M. Ding et al., "A 0.8V 0.8mm² Bluetooth 5/BLE digital-intensive transceiver with a 2.3 mW phase-tracking RX utilizing a hybrid loop filter for interference resilience in 40 nm CMOS," in Proc. IEEE Int. Solid-State Circuits Conf. Dig. Tech. Pap., vol. 61, Feb. 2018, pp. 446–448.
- [3] Y.-H. Liu *et al.*, "13.2 a 3.7 mW-RX 4.4 mW-TX fully integrated Bluetooth low-Energy/IEEE802.15.4/proprietary SoC with an ADPLLbased fast frequency offset compensation in 40nm CMOS," in *IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers*, Feb. 2015, pp. 236–237.
- [4] Y.-H. Liu et al., "A 770pJ/b 0.85V 0.3mm² DCO-based phase-tracking RX featuring direct demodulation and data-aided carrier tracking for IoT applications," in *IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers*, vol. 60, Feb. 2017, pp. 408–409.
- [5] A. H. M. Shirazi, H. M. Lavasani, M. Sharifzadeh, Y. Rajavi, S. Mirabbasi, and M. Taghivand, "A 980 μW 5.2dB-NF current-reused direct-conversion bluetooth-low-energy receiver in 40 nm CMOS," in *Proc. IEEE Custom Integr. Circuits Conf. (CICC)*, Apr. 2017, pp. 1–4.
- [6] Y.-H. Liu et al., "A 1.9nJ/b 2.4 GHz multistandard (Bluetooth low Energy/Zigbee/IEEE802.15.6) transceiver for personal/body-area networks," in *IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers*, Feb. 2013, pp. 446–447.
- [7] Z. Lin, P.-I. Mak, and R. Martins, "A 1.7 mW 0.22 mm² 2.4 GHz ZigBee RX exploiting a current-reuse blixer + hybrid filter topology in 65 nm CMOS," in *IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers*, Feb. 2013, pp. 448–449.
- [8] F.-W. Kuo *et al.*, "A Bluetooth low-energy transceiver with 3.7-mW alldigital transmitter, 2.75-mW high-IF discrete-time receiver, and TX/RX switchable on-chip matching network," *IEEE J. Solid-State Circuits*, vol. 52, no. 4, pp. 1144–1162, Apr. 2017.
- [9] M. Tamura et al., "30.5 A 0.5 V BLE transceiver with a 1.9 mW RX achieving -96.4 dBm sensitivity and 4.1 dB adjacent channel rejection at 1MHz offset in 22 nm FDSOI," in *IEEE Int. Solid-State Circuits Conf.* (*ISSCC*) Dig. Tech. Papers, Feb. 2020, pp. 468–469.
- [10] M. Silva-Pereira, J. T. de Sousa, J. C. Freire, and J. C. Vaz, "A 1.7-mW -92-dBm sensitivity low-IF receiver in 0.13-μm CMOS for Bluetooth LE applications," *IEEE Trans. Microw. Theory Techn.*, vol. 67, no. 1, pp. 332–346, Jan. 2019.
- [11] B. J. Thijssen, E. A. M. Klumperink, P. Quinlan, and B. Nauta, "30.4 A 370 μW 5.5dB-NF BLE/BT5.0/IEEE 802.15.4-compliant receiver with >63 dB adjacent channel rejection at >2 channels offset in 22 nm FDSOI," in *IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers*, Feb. 2020, pp. 467–468.
- [12] D. K. Shaeffer and T. H. Lee, "A 1.5-V, 1.5-GHz CMOS low noise amplifier," *IEEE J. Solid-State Circuits*, vol. 32, no. 5, pp. 745–759, May 1997.
- [13] B. Razavi, RF Microelectronics, 2nd ed. London, U.K.: Pearson, 2013.
- [14] F. Gatta, E. Sacchi, F. Svelto, P. Vilmercati, and R. Castello, "A 2-dB noise figure 900-MHz differential CMOS LNA," *IEEE J. Solid-State Circuits*, vol. 36, no. 10, pp. 1444–1452, 2001.
- [15] Z. Jiang, D. A. Johns, and A. Liscidini, "A low-power sub-GHz RF receiver front-end with enhanced blocker tolerance," in *Proc. IEEE Custom Integr. Circuits Conf. (CICC)*, Apr. 2018, pp. 1–4.
- [16] K. Xu, J. Yin, P.-I. Mak, R. B. Staszewski, and R. P. Martins, "A singlepin antenna interface RF front end using a single-MOS DCO-PA and a Push–Pull LNA," *IEEE J. Solid-State Circuits*, vol. 55, no. 8, pp. 2055–2068, Aug. 2020.
- [17] A. Ba et al., "A 4 mW-RX 7 mW-TX IEEE 802.11ah fully-integrated RF transceiver," in Proc. IEEE Radio Freq. Integr. Circuits Symp. (RFIC), Jun. 2017, pp. 232–235.
- [18] E. Bechthum *et al.*, "A low-power BLE transceiver with support for phase-based ranging, featuring 5μs PLL locking time and 5.3ms ranging time, enabled by staircase-chirp PLL with stick-lock channelswitching," *IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers*, Feb. 2020, pp. 470–471.

- [19] D. Murphy et al., "A blocker-tolerant wideband noise-cancelling receiver with a 2dB noise figure," in Proc. IEEE Int. Solid-State Circuits Conf., vol. 55, Feb. 2012, pp. 74–75.
- [20] D. Murphy et al., "A blocker-tolerant, noise-cancelling receiver suitable for wideband wireless applications," *IEEE J. Solid-State Circuits*, vol. 47, no. 12, pp. 2943–2963, Dec. 2012.
- [21] Z. Ru, N. A. Moseley, E. Klumperink, and B. Nauta, "Digitally enhanced software-defined radio receiver robust to Out-of-Band interference," *IEEE J. Solid-State Circuits*, vol. 44, no. 12, pp. 3359–3375, Dec. 2009.
- [22] A. Ghaffari, E. A. M. Klumperink, M. C. M. Soer, and B. Nauta, "Tunable High-Q N-Path band-pass filters: Modeling and verification," *IEEE J. Solid-State Circuits*, vol. 46, no. 5, pp. 998–1010, May 2011.
- [23] B. Razavi, K. F. Lee, and R. H. Yan, "Design of high-speed, low-power frequency dividers and phase-locked loops in deep submicron CMOS," *IEEE J. Solid-State Circuits*, vol. 30, no. 2, pp. 101–109, Feb. 1995.
- [24] I. Fabiano, M. Sosio, A. Liscidini, and R. Castello, "SAW-less analog front-end receivers for TDD and FDD," *IEEE J. Solid-State Circuits*, vol. 48, no. 12, pp. 3067–3079, Dec. 2013.
- [25] B. van Liempd et al., "A 0.9 v 0.4–6 GHz harmonic recombination SDR receiver in 28 nm CMOS with HR3/HR5 and IIP2 calibration," *IEEE J. Solid-State Circuits*, vol. 49, no. 8, pp. 1815–1826, Aug. 2014.
- [26] M. C. M. Soer, E. A. M. Klumperink, D.-J. van den Broek, B. Nauta, and F. E. van Vliet, "Beamformer with constant-gm vector modulators and its spatial intermodulation distortion," *IEEE J. Solid-State Circuits*, vol. 52, no. 3, pp. 735–746, Mar. 2017.
- [27] B. J. Thijssen, E. A. M. Klumperink, P. Quinlan, and B. Nauta, "A 0.06–3.4-MHz 92-μw analog FIR channel selection filter with very sharp transition band for IoT receivers," *IEEE Solid-State Circuits Lett.*, vol. 2, no. 9, pp. 171–174, Sep. 2019.
- [28] B. J. Thijssen, E. A. M. Klumperink, P. Quinlan, and B. Nauta, "Lowpower highly selective channel filtering using a transconductor-capacitor analog FIR," *IEEE J. Solid-State Circuits*, vol. 55, no. 7, pp. 1785–1795, Jul. 2020.
- [29] Y.-C. Lien, E. A. M. Klumperink, B. Tenbroek, J. Strange, and B. Nauta, "Enhanced-selectivity high-linearity low-noise mixer-first receiver with complex pole pair due to capacitive positive feedback," *IEEE J. Solid-State Circuits*, vol. 53, no. 5, pp. 1348–1360, May 2018.
- [30] H. Wu, M. Mikhemar, D. Murphy, H. Darabi, and M.-C.-F. Chang, "A blocker-tolerant inductor-less wideband receiver with phase and thermal noise cancellation," *IEEE J. Solid-State Circuits*, vol. 50, no. 12, pp. 2948–2964, Dec. 2015.
- [31] D. Murphy and H. Darabi, "2.5 a complementary VCO for IoE that achieves a 195dBc/Hz FOM and flicker noise corner of 200 kHz," in *Proc. IEEE Int. Solid-State Circuits Conf. (ISSCC)*, Jan. 2016, pp. 44–45.
- [32] Y. He et al., "24.7 a 673 μW 1.8-to-2.5 GHz dividerless fractional-N digital PLL with an inherent frequency-capture capability and a phase-dithering spur mitigation for IoT applications," in *Proc. IEEE Int. Solid-State Circuits Conf. (ISSCC)*, Feb. 2017, pp. 420–421.
- [33] H. S. Bindra, A.-J. Annema, S. M. Louwsma, E. J. M. van Tuijl, and B. Nauta, "An energy reduced sampling technique applied to a 10b 1MS/s SAR ADC," in *Proc. 43rd IEEE Eur. Solid State Circuits Conf.* (*ESSCIRC*), Sep. 2017, pp. 235–238.



Bart J. Thijssen (Student Member, IEEE) was born in Ede, The Netherlands, in 1992. He received the B.Sc. degree (*cum laude*) in advanced technology and the M.Sc. degree (*cum laude*) in electrical engineering from the University of Twente, Enschede, The Netherlands, in 2014 and 2016, respectively, where he is currently pursuing the Ph.D. degree in ultralow-power receivers with the Integrated Circuit Design Group.

In 2020, he joined imec the Netherlands, Eindhoven. The Netherlands, as a Researcher, where

he is developing ultralow-power transceivers for the Internet of Things (IoT). He has authored five technical journal articles and conference papers. He holds one granted patent. His current research interests include digitally inspired analog filters, low power and high-end radios, and radar systems.

Mr. Thijssen was a recipient of the Analog Devices Outstanding Student Designer Award.



Eric A. M. Klumperink (Fellow, IEEE) was born in Lichtenvoorde, The Netherlands, in April 1960. He received the B.Sc. degree from HTS Enschede, Enschede, The Netherlands, in 1982.

He worked in the industry on digital hardware and software. He then joined the University of Twente, Enschede, in 1984, shifting focus to analog CMOS circuit research. This resulted in several publications and his Ph.D. thesis "Transconductance Based CMOS Circuits: Circuit Generation, Classification and Analysis" in 1997. In 1998, he started as Assis-

tant Professor at the IC-Design Laboratory, University of Twente, and shifted research focus to RF CMOS circuits (e.g., sabbatical at Ruhr University Bochum, Bochum, Germany). Since 2006, he has been an Associate Professor with the University of Twente, where he has been teaching analog & RF IC electronics and guiding Ph.D. and M.Sc. projects related to RF CMOS circuit design with a focus on a software-defined radio, cognitive radio, and beamforming. He has authored or coauthored more than 175 internationally refereed journal articles and conference papers. He holds several patents.

Mr. Klumperink has served as a member of the technical program committees of the International Solid State Circuits Conference (ISSCC) from 2011 to 2016. He has been a member of the IEEE RFIC Symposium since 2011. He was a co-recipient of the ISSCC 2002 and the ISSCC 2009 Van Vessem Outstanding Paper Award. He was recognized as the 20+ ISSCC Paper Contributor over 1954–2013. He has served as an Associate Editor for the IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II (TCAS-II) from 2006 to 2007, IEEE TCAS-I from 2008 to 2009, and the IEEE JSSC from 2010 to 2014 and an IEEE SSC Distinguished Lecturer from 2014 to 2015.



Philip Quinlan (Member, IEEE) received the B.Eng. degree in electronic engineering and the M.Eng. degree in computer science from the University of Limerick, Limerick, Ireland, in 1983 and 1994, respectively.

From 1983 to 1998, he worked at Analog Devices, Limerick, on the design of mixed-signal CMOS products for hard disk-drive (HDD) servo and read channels. In 1998, he joined ST Microelectronics, Longmont, CO, USA, where he worked on the development of PRML read-channel technology. In 2001,

he joined Analog Devices, Cork, Ireland, where he led a design team on the development of a family of high-performance, low-power transceiver products. Since 2015, he has been a Technology Director of Analog Devices, working on the development of advanced ultralow-power radio technologies. He has authored or coauthored 15 technical journal articles and conference papers. He holds 16 granted U.S. patents. His interests include the design of low-power analog CMOS circuits and signal-processing techniques employed in wireless digital communication channels.



Bram Nauta (Fellow, IEEE) was born in Hengelo, The Netherlands, in 1964. He received the M.Sc. degree (*cum laude*) in electrical engineering and the Ph.D. degree in analog CMOS filters for very high frequencies from the University of Twente, Enschede, The Netherlands, in 1987 and 1991, respectively.

In 1991, he joined the Mixed-Signal Circuits and Systems Department of Philips Research, Eindhoven, The Netherlands. In 1998, he returned to the University of Twente, where he is currently a

Distinguished Professor, heading the Integrated Circuit Design Group. Since 2016, he has been the Chair of the Electrical Engineering Department, University of Twente. His current research interests are high-speed analog CMOS circuits, software-defined radio, cognitive radio, and beamforming.

Dr. Nauta is also a member of the Royal Netherlands Academy of Arts and Sciences (KNAW). He was a co-recipient of the International Solid State Circuits Conference (ISSCC) 2002 and 2009 Van Vessem Outstanding Paper Award. In 2014, he received the Simon Stevin Meester Award ($500.000\in$), the largest Dutch national prize for achievements in technical sciences. He was the 2013 Program Chair of the ISSCC. He has served as an Associate Editor for the IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II from 1997 to 1999 and the IEEE JOURNAL OF SOLID-STATE CIRCUITS (JSSC) from 2001 to 2006. He has served as the Editor-in-Chief of the IEEE JSSC from 2007 to 2010. He served as the President of the IEEE Solid-State Circuits Society from 2018 to 2019. He was on the Technical Program Committee of the Symposium on VLSI Circuits from 2009 to 2013. He is on the Steering Committee and the Program Committee of the European Solid State Circuit Conference (ESSCIRC). He has served as a Distinguished Lecturer of the IEEE.