Loading [a11y]/accessibility-menu.js
A 21-Gb/s Duobinary Transceiver for GDDR Interfaces With an Adaptive Equalizer | IEEE Journals & Magazine | IEEE Xplore

A 21-Gb/s Duobinary Transceiver for GDDR Interfaces With an Adaptive Equalizer


Abstract:

In this article, we propose a duobinary transceiver for graphics double-data-rate (GDDR) memory interfaces. The proposed voltage-mode driver complies with the GDDR impeda...Show More

Abstract:

In this article, we propose a duobinary transceiver for graphics double-data-rate (GDDR) memory interfaces. The proposed voltage-mode driver complies with the GDDR impedance specifications without sacrificing the ratio of level mismatch (RLM). The quarter-rate time-interleaved successive approximation duobinary receiver (Rx) reduces the forwarded clock frequency and minimizes the capacitive loading of the front-end analog equalizer (EQ). To compensate for the channel loss, the transmitter is composed of a three-tap feed-forward EQ, and the Rx employs a continuous-time linear EQ. Also, an EQ adaptation scheme applicable to duobinary signaling is proposed. The transceiver achieves a 10−12 bit error rate at 21 Gb/s with 1.42 mW/Gb.
Published in: IEEE Journal of Solid-State Circuits ( Volume: 57, Issue: 10, October 2022)
Page(s): 3083 - 3093
Date of Publication: 09 May 2022

ISSN Information:

Funding Agency:


Contact IEEE to Subscribe

References

References is not available for this document.