An array processor architecture for support vector learning | IEEE Conference Publication | IEEE Xplore