Loading [a11y]/accessibility-menu.js
Transistor-level optimization of CMOS complex gates | IEEE Conference Publication | IEEE Xplore

Abstract:

This paper presents a new methodology to generate efficient transistor networks. Transistor-level optimization consists in an effective possibility to increase design qua...Show More

Abstract:

This paper presents a new methodology to generate efficient transistor networks. Transistor-level optimization consists in an effective possibility to increase design quality when generating CMOS logic gates to be inserted in standard cell libraries. Starting from an input ISOP, the proposed method is able to deliver series-parallel and non-series-parallel arrangements with reduced transistor count. The experiments performed over the set of 4-input P-class Booleans functions have demonstrated the efficiency of the proposed approach.
Date of Conference: 27 February 2013 - 01 March 2013
Date Added to IEEE Xplore: 23 May 2013
ISBN Information:
Conference Location: Cusco, Peru

References

References is not available for this document.