Reducing the signal Electromigration effects on different logic gates by cell layout optimization | IEEE Conference Publication | IEEE Xplore