Loading [a11y]/accessibility-menu.js
Threshold voltage extraction circuit for low voltage CMOS design using basic long-channel MOSFET | IEEE Conference Publication | IEEE Xplore
Scheduled Maintenance: On Tuesday, 25 February, IEEE Xplore will undergo scheduled maintenance from 1:00-5:00 PM ET (1800-2200 UTC). During this time, there may be intermittent impact on performance. We apologize for any inconvenience.

Threshold voltage extraction circuit for low voltage CMOS design using basic long-channel MOSFET


Abstract:

The threshold voltage (Vth) is a key parameter in MOSFET design and modeling. There are many definitions and extraction methods, each one given with a focus on different ...Show More

Abstract:

The threshold voltage (Vth) is a key parameter in MOSFET design and modeling. There are many definitions and extraction methods, each one given with a focus on different aspects. This work presents a simple circuit that extracts the threshold voltage under low voltage conditions and using a feedback loop in order to reach supply independence. The circuit has been simulated using the BSIM3v3 model for a 0.18µm CMOS process. The extracted value of VTHN is very close to the model nominal value (VTHO) used from the model parameters being the variation of +0.327% and −0.294% from VDD=0.6V to VDD=3V. The bias current I is from 810.7nA to 872nA for the same supply voltage variation.
Date of Conference: 24-27 February 2015
Date Added to IEEE Xplore: 10 September 2015
ISBN Information:
Conference Location: Montevideo, Uruguay

References

References is not available for this document.