Design of a low-power RNS-enhanced arithmetic unit | IEEE Conference Publication | IEEE Xplore