Study of layout extraction accuracy on W/L estimation of ELT in analog design flow | IEEE Conference Publication | IEEE Xplore