Optimizing cell area by applying an alternative transistor folding technique in an open source physical synthesis CAD tool | IEEE Conference Publication | IEEE Xplore