Low-power half-rate dual-loop clock-recovery system in 28-nm FDSOI | IEEE Conference Publication | IEEE Xplore