Quantitative Jitter Simulations and FIR-DAC sizing for Single-Bit Continuous Time Sigma Delta Modulators | IEEE Conference Publication | IEEE Xplore