Exploring Approximate Adders for Power-Efficient Harmonics Elimination Hardware Architectures | IEEE Conference Publication | IEEE Xplore