Optimized Hardware Implementation of Vedic Binary Multiplier using Nikhilam Sutra on FPGA | IEEE Conference Publication | IEEE Xplore