Analog test bus architecture for small die size and limited pin count devices with internal IPs testability emphasis | IEEE Conference Publication | IEEE Xplore