A guiding heuristic for the semi-formal verification of high-level designs | IEEE Conference Publication | IEEE Xplore