Predicting die-level process variations from wafer test data for analog devices: A feasibility study | IEEE Conference Publication | IEEE Xplore