Formal equivalence checking between high-level and RTL hardware designs | IEEE Conference Publication | IEEE Xplore