A probabilistic model for stuck-on faults in combinational logic gates | IEEE Conference Publication | IEEE Xplore