Loading [a11y]/accessibility-menu.js
Thread Lock Section-Aware Scheduling on Asymmetric Single-ISA Multi-Core | IEEE Journals & Magazine | IEEE Xplore

Thread Lock Section-Aware Scheduling on Asymmetric Single-ISA Multi-Core


Abstract:

As thread level parallelism in applications has continued to expand, so has research in chip multi-core processors. As more and more applications become multi-threaded we...Show More

Abstract:

As thread level parallelism in applications has continued to expand, so has research in chip multi-core processors. As more and more applications become multi-threaded we expect to find a growing number of threads executing on a machine. As a consequence, the operating system will require increasingly larger amounts of CPU time to schedule these threads efficiently. Instead of perpetuating the trend of performing more complex thread scheduling in the operating system, we propose a scheduling mechanism that can be efficiently implemented in hardware as well. Our approach of identifying multi-threaded application bottlenecks such as thread synchronization sections complements the Fairness-aware Scheduler method. It achieves an average speed up of 11.5 percent (geometric mean) compared to the state-of-the-art Fairness-aware Scheduler.
Published in: IEEE Computer Architecture Letters ( Volume: 14, Issue: 2, 01 July-Dec. 2015)
Page(s): 160 - 163
Date of Publication: 16 September 2014

ISSN Information:


Contact IEEE to Subscribe

References

References is not available for this document.