Experimental analysis of cache memories for interconnect controllers | IEEE Conference Publication | IEEE Xplore