Loading [a11y]/accessibility-menu.js
An Embedded Architecture for Energy-Efficient Stream Computing | IEEE Journals & Magazine | IEEE Xplore

An Embedded Architecture for Energy-Efficient Stream Computing


Abstract:

Stream processing has emerged as an important model of computation in the context of multimedia and communication subsystems of embedded system-on-chip (SoC) architecture...Show More

Abstract:

Stream processing has emerged as an important model of computation in the context of multimedia and communication subsystems of embedded system-on-chip (SoC) architectures. The dataflow nature of streaming applications allows them to be most naturally expressed as a set of kernels iteratively operating on continuous streams of data. The kernels are computationally intensive and are characterized by high throughput requirements. We present StreamEngine, an embedded architecture for energy-efficient computation of stream kernels. StreamEngine introduces an instruction locking mechanism that exploits the iterative nature of streams and enables fine-grain instruction reuse. We also adopt a context-aware dataflow execution (CDE) model to exploit instruction-level parallelism (ILP) and data-level parallelism (DLP) within the stream kernels. We evaluate the performance and energy-efficiency of our architecture for stream kernel benchmarks by implementing the architecture with TSMC 45 nm process, and comparison with an embedded RISC processor.
Published in: IEEE Embedded Systems Letters ( Volume: 6, Issue: 3, September 2014)
Page(s): 57 - 60
Date of Publication: 03 June 2014

ISSN Information:


References

References is not available for this document.