Energy-Efficient Low-Latency Signed Multiplier for FPGA-Based Hardware Accelerators | IEEE Journals & Magazine | IEEE Xplore