FPGA Implementation of Batch-Mode Depth-Pipelined Two Means Decision Tree | IEEE Journals & Magazine | IEEE Xplore