The semantic challenge of Verilog HDL | IEEE Conference Publication | IEEE Xplore