The impact of intra-die device parameter variations on path delays and on the design for yield of low voltage digital circuits | IEEE Conference Publication | IEEE Xplore